

PRESETTABLE SYNCHRONOUS 4-BIT BINARY COUNTER; ASYNCHRONOUS RESET

FEATURES

- Synchronous counting and loading
- Two count enable inputs for n-bit cascading
- Positive-edge triggered clock
- Asynchronous reset
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT161 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT161 are synchronous presettable binary counters which feature an internal look-ahead carry and can be used for high-speed counting.

Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock (CP).

The outputs (Q_0 to Q_3) of the counters may be preset to a HIGH or LOW level. A LOW level at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D_0 to D_3) to be loaded into the counter on the positive-going edge of the clock (providing that the set-up and hold time requirements for PE are met). Preset takes place regardless of the levels at count enable inputs (CEP and CET).

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	19	20	ns
	CP to Q_n		21	24	ns
	CP to TC		20	25	ns
	\overline{MR} to Q_n		20	26	ns
	\overline{MR} to TC		10	14	ns
f_{max}	maximum clock frequency		44	45	MHz
C_I	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	33	35	pF

GND = 0 V; $T_{amb} = 25^\circ\text{C}$; $t_f = t_r = 6 \text{ ns}$

Notes

1. CPD is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

f_i = input frequency in MHz

C_L = output load capacitance in pF

f_o = output frequency in MHz

V_{CC} = supply voltage in V

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

2. For HC the condition is $V_I = \text{GND}$ to V_{CC}

For HCT the condition is $V_I = \text{GND}$ to $V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

SEE PACKAGE INFORMATION SECTION




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

GENERAL DESCRIPTION

A LOW level at the master reset input (\bar{MR}) sets all four outputs of the flip-flops (Q_0 to Q_3) to LOW level regardless of the levels at CP, PE, CET and CEP inputs (thus providing an asynchronous clear function).

The look-ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Q_0 . This pulse can be used to enable the next cascaded stage.

The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:

$$f_{\max} =$$

$$\frac{1}{t_{P(\max)}(CP \text{ to } TC) + t_{SU}(CEP \text{ to } CP)}$$

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	\bar{MR}	asynchronous master reset (active LOW)
2	CP	clock input (LOW-to-HIGH, edge-triggered)
3, 4, 5, 6	D_0 to D_3	data inputs
7	CEP	count enable input
8	GND	ground (0 V)
9	\bar{PE}	parallel enable input (active LOW)
10	CET	count enable carry input
14, 13, 12, 11	Q_0 to Q_3	flip-flop outputs
15	TC	terminal count output
16	VCC	positive supply voltage

FUNCTION TABLE

OPERATING MODE	INPUTS						OUTPUTS	
	\bar{MR}	CP	CEP	CET	\bar{PE}	D_n	Q_n	TC
reset (clear)	L	X	X	X	X	X	L	L
parallel load	H	↑	X	X	I	I	L	L
count	H	↑	h	h	h	X	count	*
hold (do nothing)	H	X	I	X	I	X	q_n	*

Note to function table

- * The TC output is HIGH when CET is HIGH and the counter is at terminal count (HHHH).

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition

X = don't care

↑ = LOW-to-HIGH CP transition




Fig. 5 State diagram.




Fig. 6 Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit.




Fig. 7 Logic diagram.

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

AC CHARACTERISTICS FOR 74HCGND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	T_{amb} ($^{\circ}\text{C}$)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
$t_{\text{PHL}}/t_{\text{PLH}}$	propagation delay CP to Q _n	61 22 18	190 38 32		240 48 41		285 57 48	ns	2.0 4.5 6.0	Fig. 8		
$t_{\text{PHL}}/t_{\text{PLH}}$	propagation delay CP to TC	69 25 20	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig. 8		
t_{PHL}	propagation delay MR to Q _n	63 23 18	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig. 9		
t_{PHL}	propagation delay MR to TC	63 23 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig. 9		
$t_{\text{PHL}}/t_{\text{PLH}}$	propagation delay CET to TC	33 12 10	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 10		
$t_{\text{THL}}/t_{\text{TLH}}$	output transition time	19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8 and 10		
t_W	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 8		
t_W	master reset pulse width; LOW	80 16 14	19 7 6		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 9		
t_{rem}	removal time MR to CP	100 20 17	19 7 6		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 9		
t_{su}	set-up time D _n to CP	80 16 14	25 9 7		100 20 17		120 24 20	ns	2.0 4.5 6.0	Fig. 11		
t_{su}	set-up time PE to CP	100 20 17	30 11 9		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 11		
t_{su}	set-up time CEP, CET to CP	170 34 29	47 17 14		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig. 12		
t_h	hold time D _n , PE, CEP, CET to CP	0 0 0	-14 -5 -4		0 0 0		0 0 0	ns	2.0 4.5 6.0	Figs 11 and 12		
f_{max}	maximum clock pulse frequency	4.6 23 27	13 40 48		3.6 18 21		3.0 15 18	MHz	2.0 4.5 6.0	Fig. 8		

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI**Note to HCT types**

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.
 To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT	INPUT	UNIT LOAD COEFFICIENT
MR	0.95	D _n	0.25
CP	1.10	CET	0.75
CEP	0.25	PE	0.30

AC CHARACTERISTICS FOR 74HCTGND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay CP to Q _n		23	43		54		65	ns	4.5	Fig. 8	
t _{PHL} / t _{PLH}	propagation delay CP to TC		28	48		60		72	ns	4.5	Fig. 8	
t _{PHL}	propagation delay MR to Q _n		29	46		58		69	ns	4.5	Fig. 9	
t _{PHL}	propagation delay MR to TC		30	51		64		77	ns	4.5	Fig. 9	
t _{PHL} / t _{PLH}	propagation delay CET to TC		17	35		44		53	ns	4.5	Fig. 10	
t _{THL} / t _{T LH}	output transition time		7	15		19		22	ns	4.5	Figs 8 and 10	
t _W	clock pulse width HIGH or LOW	16	7		20		24		ns	4.5	Fig. 8	
t _W	master reset pulse width; LOW	20	10		25		30		ns	4.5	Fig. 9	
t _{rem}	removal time MR to CP	20	6		25		30		ns	4.5	Fig. 9	
t _{su}	set-up time D _n to CP	18	8		23		27		ns	4.5	Fig. 11	
t _{su}	set-up time PE to CP	30	17		38		45		ns	4.5	Fig. 11	
t _{su}	set-up time CEP, CET to CP	40	17		50		60		ns	4.5	Fig. 12	
t _h	hold time D _n , PE, CEP, CET to CP	0	−7		0		0		ns	4.5	Figs 11 and 12	
f _{max}	maximum clock pulse frequency	23	41		18		15		MHz	4.5	Fig. 8	

AC WAVEFORMS




Fig. 8 Waveforms showing the clock (CP) to outputs (Q_n , TC) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.




Fig. 9 Waveforms showing the master reset (MR) pulse width, the master reset to output (Q_n , TC) propagation delays and the master reset to clock (CP) removal time.




Fig. 10 Waveforms showing the input (CET) to output (TC) propagation delays and output transition times.




Fig. 11 Waveforms showing the set-up and hold times for the input (D_n) and parallel enable input \overline{PE} .




Fig. 12 Waveforms showing the CEP and CET set-up and hold times.

Note to Figs 11 and 12

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to AC waveforms

- (1) HC : $V_M = 50\%$; $V_I = GND$ to V_{CC}
- HCT: $V_M = 1.3V$; $V_I = GND$ to $3V$.