## CD54HC85/3A CD54HCT85/3A

# Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)


Static		STATIC BURN-	IN I	STATIC BURN-IN II				
	OPEN	GROUND	V <sub>cc</sub> (6V)	OPEN	GROUND	V <sub>cc</sub> (6V)		
CD54HC/HCT85	5-7	1-4,8-15	16	5-7	8	1-4,9-16		
Dynamic	OPEN	GROUND	1/2 V <sub>cc</sub> (3V)	V <sub>cc</sub> (6V)	OSCILLATOR			
	O' EIV	anound		VCC (64)	50 kHz	25 kHz		
CD54HC/HCT85		1,8,10,11,13	5-7	2-4,16	12,15	9,14		

NOTE: Each pin except Vcc and Gnd will have a resistor of 2k-47k ohms.

### CD54HC86/3A CD54HCT86/3A

# **Quad 2-Input EXCLUSIVE-OR Gate**

The RCA-CD54HC86 and CD54HCT86 contain four independent EXCLUSIVE-OR gates in one package. They provide the system designer with a means for implementation of the EXCLUSIVE-OR function.



# **Package Specifications**

See Section 11, Fig. 10

#### **FUNCTIONAL DIAGRAM**

## Static Electrical Characteristics (Limits with black dots (•) are tested 100%)

				TEST	CONDITIO	ONS				
			нс/нст				V <sub>IN</sub>			
			пС	/nc i		нс нст		LIN		
CHARACTER	STICS	<b>V</b> <sub>DD</sub>	Vo	lo	V <sub>cc</sub> or GND	V <sub>IL</sub> or V <sub>IH</sub>	V <sub>IL</sub> or V <sub>IH</sub>	MIN. MAX.		UNITS
Quiescent	25°C	6	_	T —	6, 0	_	_	_	2•	
Device Current	-55°C	6	_	_	6, 0		_		40•	μΑ
Icc	+125°C		L					<u>L</u>	<u> </u>	

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

#### **HCT INPUT LOADING TABLE**

INPUT	UNIT LOAD*					
All Inputs	1					

\*Unit load is  $\Delta I_{CC}$  limit specified in Static Characteristics Chart, e.g., 360  $\mu$ A max. @ 25° C.

### CD54HC86/3A CD54HCT86/3A

### Switching Speed (Limits with black dots (•) are tested 100%.)

SWITCHING CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t, t<sub>i</sub> = 6 ns)

CHARACTERISTIC	SYMBOL	V <sub>cc</sub>	25°C				-55°C to +125°C				
			HC		HCT		54HC		54HCT		UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay nA, nB to nY		2	_	120	_	T —	_	180	-	-	
	t <sub>PLH</sub>	4.5	_	24•		32•		36•	-	48•	
	t <sub>PHL</sub>	6	<u> </u>	20				31		ļ <u> </u>	ns
Output Transition Time		2	Γ-	75		-	-	110	-		
	t <sub>TLH</sub>	4.5		15		15		22	-	22	
	t <sub>THL</sub>	6		13	-			19			
Input Capacitance	Cı	1 –		10		10		10		10	pF

### Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

		STATIC BURN-IN	11	STATIC BURN-IN II			
Static	OPEN	GROUND	V <sub>cc</sub> (6V)	OPEN	GROUND	V <sub>cc</sub> (6V)	
CD54HC/HCT86	3.6,8,11	1,2,4,5,7,9,10,12,13	14	3,6,8,11	7	1,2,4,5,9,10,12-14	
Dynamic		GROUND	1/2 V <sub>cc</sub> (3V)		OSCILLATOR		
	OPEN			V <sub>cc</sub> (6V)	50 kHz	25 kHz	
CD54HC/HCT86	_	7	3,6,8,11	14	1,2,4,5,9,10, 12,13	_	

NOTE: Each pin except Vcc and Gnd will have a resistor of 2k-47k ohms.

# **4-Bit Binary Ripple Counter**

### CD54HC93/3A CD54HCT93/3A


The RCA-CD54HC93 and the CD54HCT93 are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These four-bit binary ripple counters consist of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate clock input (CP0 and CP1) to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Qn outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strokes.

A gated AND asynchronous master reset (MR1 and MR2) is provided which overrides both clocks and resets (clears) all flip-flops.

Because the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes.

In a four-bit ripple counter the output Q0 must be connected externally to input CP1. The input count pulses are applied to clock input CP0. Simultaneous frequency divisions of 2, 4, 8, and 16 are performed at the Q0, Q1, Q2, and Q3 outputs as shown in the function table. As a three-bit ripple counter, the input count pulses are applied to input CP1.

Simultaneous frequency divisions of 2, 4, and 8 are available at the Q1, Q2, and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with the reset of the three-bit ripple-through counter.



**FUNCTIONAL DIAGRAM** 

# Package Specifications

See Section 11, Fig. 10