- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC273 is characterized for operation from –40°C to 85 °C.

SN54HC273...J OR W PACKAGE SN74HC273...DW, N, OR PW PACKAGE (TOP VIEW)



SN54HC273 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT				
CLR	CLK	D	Q			
L	Х	Χ	L			
Н	\uparrow	Н	Н			
Н	\uparrow	L	L			
Н	L	Χ	Q ₀			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)





SCLS136B - DECEMBER 1982 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note	1) ±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see	Note 1) ±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DW pa	ackage 97°C/W
N pac	kage 67°C/W
PW pa	ackage 128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

			SI	SN54HC273			SN74HC273			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vсс	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
ViH		V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
	Low-level input voltage	V _{CC} = 2 V	0		0.5	0		0.5		
VIL		V _{CC} = 4.5 V	0		1.35	0		1.35	V	
		V _{CC} = 6 V	0		1.8	0		1.8		
٧ _I	Input voltage		0		VCC	0		VCC	V	
٧o	Output voltage		0		VCC	0		VCC	V	
		V _{CC} = 2 V	0		1000	0		1000		
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns	
		V _{CC} = 6 V	0		400	0		400		
TA	Operating free-air temperature		-55		125	-40		85	°C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			SN54HC273		SN74HC273		UNIT					
PARAWETER	1251 00	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII						
			2 V	1.9	1.998		1.9		1.9							
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4							
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V					
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84							
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34							
	VI = VIH or VIL		2 V		0.002	0.1		0.1		0.1						
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1						
VOL			6 V		0.001	0.1		0.1		0.1	V					
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33						
								$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA					
Icc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ					
C _i			2 V to 6 V		3	10		10		10	pF					

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A =	25°C	SN54F	IC273	SN74F	IC273	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	0	5	0	4	0	4	
fclock	Clock frequency		4.5 V	0	27	0	18	0	21	MHz
			6 V	0	32	0	21	0	25	
			2 V	80		120		100		
		CLR low	4.5 V	16		24		20		
t _W F	Pulse duration		6 V	14		20		17		ns
	Pulse duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		17		
			2 V	100		150		125		
		Data	4.5 V	20		30		25		
١.	Catum time hefers CLKA		6 V	17		25		21		1
t _{su}	Setup time before CLK↑		2 V	100		150		125		ns
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		1
			2 V	0		0		0		
th	Hold time, data after CLK↑	Hold time, data after CLK↑		0		0		0		ns
			6 V	0		0		0		



SCLS136B - DECEMBER 1982 - REVISED MAY 1997


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	λ = 25°C	;	SN54H	IC273	SN74H	C273	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	5	11		4		4		
f _{max}			4.5 V	27	50		18		21		MHz
			6 V	32	60		21		25		
			2 V		55	160		240		200	
tPHL	CLR	Any	4.5 V		15	32		48		40	ns
			6 V		12	27		41		34	
			2 V		56	160		240		200	
t _{pd}	CLK	Any	4.5 V		15	32		48		40	ns
			6 V		13	27		41		34	
		Any	2 V		38	75		110		95	
t _t			4.5 V		8	15		22		19	ns
				6 V		6	13		19		16

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	No load	35	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated



>> Semiconductor Home > Products > Digital Logic > Flip-Flops > D-Type Flip-Flops >

SN54HC273, Octal D-type Flip-Flops With Clear

Device Status: Active

- > Description
- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- > Related Documents
- > Training

Parameter Name	SN54HC273
Voltage Nodes (V)	6, 5, 2
Vcc range (V)	2.0 to 6.0
Input Level	CMOS
Output Level	CMOS
Output	2S
No. of Bits	8

Description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR\) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of 55°C to 125°C. The SN74HC273 is characterized for operation from -40°C to 85 °C.

Features

- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - o Buffer/Storage Registers
 - o Shift Registers
 - o Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: <u>scls136b.pdf</u> (107 KB) Full datasheet in Zipped PostScript: <u>scls136b.psz</u> (105 KB)

Pricing/Samples/Availability

Orderable Device	Package	<u>Pins</u>	Temp (°C)	<u>Status</u>	Price/unit USD (100-999)	Pack Qty	DSCC Number	Availability / Samples
84099012A	<u>FK</u>	20	-55 TO 125	ACTIVE	11.11	1		Check stock or order
JM38510/65601BRA	<u>J</u>	20	-55 TO 125	ACTIVE	11.97	1		Check stock or order
JM38510/65601BSA	$\underline{\mathbf{W}}$	20	-55 TO 125	ACTIVE	15.87	1		Check stock or order
SN54HC273J	<u>J</u>	20	-55 TO 125	ACTIVE	1.79	1		Check stock or order
SNJ54HC273FK	<u>FK</u>	20	-55 TO 125	ACTIVE	11.11	1	84099012A	Check stock or order
SNJ54HC273J	<u>J</u>	20	-55 TO 125	ACTIVE	2.10	1		Check stock or order
SNJ54HC273W	$\underline{\mathbf{W}}$	20	-55 TO 125	ACTIVE	12.11	1	8409901SA	Check stock or order

Application Reports

View Application Reports for <u>Digital Logic</u>

- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Designing With Logic (SDYA009C Updated: 06/01/1997)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)

- Implications Of Slow Or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Input And Output Characteristics Of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- SN54/74HCT CMOS Logic Family Applications And Restrictions (SCLA011 Updated: 05/01/1996)
- Using High Speed CMOS And Advanced CMOS In Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

Related Documents

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 9/8/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

