FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

ICS843031I

GENERAL DESCRIPTION

The ICS843031I is a 1 Gigabit Ethernet Clock Generator and a member of the HiPerClocks™ family of high performance devices from ICS. The ICS843031I can synthesize 1 Gigabit Ethernet, SONET, or Serial ATA reference clock frequencies with the appropriate choice of crystal and output divider. The ICS843031I has excellent phase jitter performance and is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 18pF parallel resonant crystals
- Output frequency range: 290MHz - 350MHz
- RMS phase jitter @312.5MHz (1.875MHz - 20MH
- VCO frequency range: 580MHz - 700MHz
- RMS phase jitter @312.5MHz (1.875MHz - 20MHz): 0.475ps (typical)

  RMS phase jitter @318.75MHz (1.875MHz - 20MHz): 0.475ps (typical)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS compliant packages

FREQUENCY TABLE

Inputs	M/N Ratio (Multiplier)	Output Frequency (MHz)
Crystal Frequency (MHz)		
25.92	12	311.04
26.04166	12	312.5
26.5625	12	318.75

BLOCK DIAGRAM

PIN ASSIGNMENT

ICS843031I
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 6	V_{CC}	Power		Power supply pin.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
4	V_{EE}	Power		Negative supply pin.
5	PWR_DN	Input	Pullup	Output state control input. High impedance when LOW (oscillator stops). LVCMOS/LVTTL interface levels.
7, 8	nQ0, Q0	Output		Differential clock outputs. LVPECL interface levels.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characterristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance			4		pF
R_{PULLUP}	Input Pullup Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_I -0.5V to V_{CC} + 0.5V

Outputs, I_O
  Continuous Current   50mA
  Surge Current   100mA

Package Thermal Impedance, θ_{JA} 101.7°C/W (0 mps)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, V_{CC} = 3.3V±5%, T_A = -40°C TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{CC}	Power Supply Voltage		3.135	3.3	3.465	V
I_{EE}	Power Supply Current	PWR_DN = 1			105	mA
		PWR_DN = 0			<1	mA

TABLE 3B. LVCMOS/LVTTL DC CHARACTERISTICS, V_{CC} = 3.3V±5%, T_A = -40°C TO 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage			2		V_{CC} + 0.3	V
V_{IL}	Input Low Voltage			-0.3		0.8	V
I_{IH}	Input High Current	PWR_DN	V_{CC} = V_{IN} = 3.465V			5	µA
I_{IL}	Input Low Current	PWR_DN	V_{CC} = 3.465V, V_{IN} = 0V	-150			µA

TABLE 3C. LVPECL DC CHARACTERISTICS, V_{CC} = 3.3V±5%, T_A = -40°C TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		V_{CC} - 1.4		V_{CC} - 0.9	V
V_{OL}	Output Low Voltage; NOTE 1		V_{CC} - 2.0		V_{CC} - 1.7	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to V_{CC} - 2V.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

TABLE 5. AC CHARACTERISTICS, V_{CC} = 3.3V±5%, TA = -40°C TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{OUT}	Output Frequency		290		350	MHz
$t_{jit}(\emptyset)$	RMS Phase Jitter (Random); NOTE 1	312.5MHz, Integration Range: 1.875MHz to 20MHz		0.475		ps
		318.75MHz, Integration Range: 1.875MHz to 20MHz		0.475		ps
t_R / t_F	Output Rise/Fall Time	20% to 80%	200		600	ps
odc	Output Duty Cycle		46		54	%

NOTE 1: Please refer to the Phase Noise Plot.

TYPICAL PHASE NOISE AT 312.5MHz

1 Gigabit Ethernet Filter

312.5MHz
RMS Phase Jitter (Random)
1.875Mhz to 20MHz = 0.475ps (typical)

Raw Phase Noise Data

Phase Noise Result by adding 1 Gigabit Ethernet Filter to raw data

NOISE POWER $\frac{dBc}{Hz}$

OFFSET FREQUENCY (Hz)

TYPICAL PHASE NOISE AT 318.75MHz

1 Gigabit Ethernet Filter

318.75MHz
RMS Phase Jitter (Random)
1.875Mhz to 20MHz = 0.475ps (typical)

Raw Phase Noise Data

Phase Noise Result by adding 1 Gigabit Ethernet Filter to raw data

NOISE POWER $\frac{dBc}{Hz}$

OFFSET FREQUENCY (Hz)

PARAMETER MEASUREMENT INFORMATION

2V

V_{CC}

Z = 50Ω   Qx

SCOPE

LVPECL

50Ω

Z = 50Ω   nQx

V_{EE}

50Ω

-1.3V ± 0.165V

3.3V OUTPUT LOAD AC TEST CIRCUIT

Noise Power

Phase Noise Plot

Phase Noise Mask

f_1 Offset Frequency f_2

$$\text{RMS Jitter} = \sqrt{\text{Area Under the Masked Phase Noise Plot}}$$

RMS PHASE JITTER

nQ0

Q0

t_{PW}

t_{PERIOD}

$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

80%   80%

V_{SWING}

Clock
Outputs   20%   20%

t_R t_F

OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

The ICS843031I has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 26.04167MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.


Figure 1. CRYSTAL INPUT INTERFACE

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission lines.Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

$$RTT = \left[\frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \right] Z_o$$

FIGURE 2A. LVPECL OUTPUT TERMINATION

FIGURE 2B. LVPECL OUTPUT TERMINATION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843031I.
Equations and example calculations are also provided.

1. Power Dissipation.
The total power dissipation for the ICS843031I is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for V_{CC} = 3.3V + 5% = 3.465V, which gives worst case results.
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)$_{MAX}$ = V_{CC_MAX} * I_{EE_TYP} = 3.465V * 105mA = **363.83mW**

- Power (outputs)$_{MAX}$ = **30mW/Loaded Output pair**

     Total Power$_{\_MAX}$ (3.465V, with all outputs switching) = 363.8mW + 30mW = **393.8mW**

2. Junction Temperature.
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

     The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

     Tj = Junction Temperature

     θ_{JA} = Junction-to-Ambient Thermal Resistance

     Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

     T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:
     85°C + 0.394W * 90.5°C/W = 120.65°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8-PIN TSSOP, FORCED CONVECTION

	θ_{JA} by Velocity (Meters per Second)		
	0	**1**	**2.5**
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W

3. Calculations and Equations.
The purpose of this section is to derive the power dissipated into the load.
LVPECL output driver circuit and termination are shown in *Figure 4.*

FIGURE 3. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

- For logic high, $V_{OUT} = V_{OH\_MAX} = \mathbf{V_{CC\_MAX} - 0.9V}$

  $(V_{CCO\_MAX} - V_{OH\_MAX}) = \mathbf{0.9V}$

- For logic low, $V_{OUT} = V_{OL\_MAX} = \mathbf{V_{CC\_MAX} - 1.7V}$

  $(V_{CCO\_MAX} - V_{OL\_MAX}) = \mathbf{1.7V}$

Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.

$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) =$
$[(2V - 0.9V)/50\Omega] * 0.9V = \mathbf{19.8mW}$

$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) =$
$[(2V - 1.7V)/50\Omega] * 1.7V = \mathbf{10.2mW}$

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

RELIABILITY INFORMATION

TABLE 7. θ_{JA} VS. AIR FLOW TABLE FOR 8 LEAD TSSOP

θ_{JA} by Velocity (Meters per Second)			
	0	**1**	**2.5**
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W

TRANSISTOR COUNT

The transistor count for ICS843031I is: 2360

**PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP**

TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	Minimum	Maximum
N	8	
A	--	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	2.90	3.10
E	6.40 BASIC	
E1	4.30	4.50
e	0.65 BASIC	
L	0.45	0.75
α	0°	8°
aaa	--	0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843031AGI	031AI	8 lead TSSOP	tube	-40°C to 85°C
ICS843031AGIT	031AI	8 lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS843031AGILF	TBD	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS843031AGILFT	TBD	8 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales
800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support
clockhelp@idt.com
408-284-8200

Corporate Headquarters
Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan
Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe
IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372 363 339

www.IDT.com