

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.



MICROCIRCUIT DATA SHEET

MJLM101A-X REV 0A0

Original Creation Date: 06/21/95
Last Update Date: 03/28/00
Last Major Revision Date: 01/19/00

SINGLE OPERATIONAL AMPLIFIER - EXTERNALLY COMPENSATED

General Description

The LM101A is a general purpose operational amplifier which features improved performance over industry standards such as the LM709. Advanced processing techniques make possible an order of magnitude reduction in input currents, and a redesign of the biasing circuitry reduces the temperature drift of input current.

This amplifier offers many features which make its application nearly foolproof: overload protection on the input and output, no latch-up when the common mode range is exceeded, and freedom from oscillations and compensation with a single 30 pF capacitor. It has advantages over internally compensated amplifiers in that the frequency compensation can be tailored to the particular application. For example, in low frequency circuits it can be overcompensated for increased stability margin. Or the compensation can be optimized to give more than a factor of ten improvement in high frequency performance for most applications.

In addition, the device provides better accuracy and lower noise in high impedance circuitry. The low input currents also make it particularly well suited for long interval integrators or timers, sample and hold circuits and low frequency waveform generators. Further, replacing circuits where matched transistor pairs buffer the inputs of conventional IC op amps, it can give lower offset voltage and a drift at a lower cost.

Industry Part Number

LM101A

Prime Die

LM101A

NS Part Numbers

JL101ABCA
JL101ABGA
JL101ABHA
JL101ABPA
JL101ASCA
JL101ASGA
JL101ASHA
JL101ASPA

Controlling Document

38510/10103, AMEND.2 CIR.G REV G

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

- Offset voltage 3 mV maximum over temperature
- Input current 100 nA maximum over temperature
- Offset current 20 nA maximum over temperature
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/us as a summing amplifier

(Absolute Maximum Ratings)

(Note 1)

Supply Voltage	$\pm 22V$
Differential Input Voltage	$\pm 30V$
Input Voltage (Note 3)	$\pm 15V$
Ouput Short Circuit Duration (Note 2)	Continuous
Operating Ambient Temp. Range	-55 °C to +125 °C
Maximum Junction Temperature	150 °C
Power Dissipation at TA = 25 °C (Note 2)	
H-Pkg (Still Air)	750mW
H-Pkg (500LF/Min Air Flow)	1200mW
J8-Pkg (Still Air)	1000mW
J8-Pkg (500LF/Min Air Flow)	1500mW
J14-Pkg (Still Air)	1200mW
J14-Pkg (500LF/Min Air Flow)	2000mW
W-Pkg (Still Air)	500mW
W-Pkg (500LF/Min Air Flow)	800mW
Thermal Resistance	
ThetaJA	
H-Pkg (Still Air)	165 °C/W
H-Pkg (500LF/Min Air Flow)	89 °C/W
J8-Pkg (Still Air)	128 °C/W
J8-Pkg (500LF/Min Air Flow)	75 °C/W
J14-Pkg (Still Air)	98 °C/W
J14-Pkg (500LF/Min Air Flow)	59 °C/W
W-Pkg (Still Air)	233 °C/W
W-Pkg (500LF/Min Air Flow)	155 °C/W
ThetaJC	
H-Pkg	39 °C/W
J8-Pkg	26 °C/W
J14-Pkg	24 °C/W
W-Pkg	26 °C/W
Storage Temperature Range	-65 °C to +150 °C
Lead Temperature (Soldering, 10 seconds)	300 °C
ESD Tolerance (Note 4)	2000V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{jmax} (maximum junction temperature), Θ_{JA} (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{dmax} = (T_{jmax} - TA)/\Theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.

Note 4: Human body model, 100 pF discharged through 1.5k Ohms.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50$ ohms

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V _{IO}	Input Offset Voltage	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V			-2	+2	mV	1
					-3	+3	mV	2, 3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = +15V			-2	+2	mV	1
					-3	+3	mV	2, 3
		V _{CM} = 0V			-2	+2	mV	1
					-3	+3	mV	2, 3
I _{IO}	Input Offset Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V, R _S = 100K Ohms			-10	+10	nA	1, 2
					-20	+20	nA	3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = +15V, R _S = 100K Ohms			-10	+10	nA	1, 2
					-20	+20	nA	3
		V _{CM} = 0V, R _S = 100K Ohms			-10	+10	nA	1, 2
					-20	+20	nA	3
I _{IB+}	Input Bias Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = +15V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
		V _{CM} = 0V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
+V _{CC}		+V _{CC} = 5V, -V _{CC} = -5V, V _{CM} = 0V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\text{ ohms}$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
I _{IB} -	Input Bias Current	+V _{CC} = 35V, -V _{CC} = -5V, V _{CM} = -15V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
		+V _{CC} = 5V, -V _{CC} = -35V, V _{CM} = +15V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
		V _{CM} = 0V, R _S = 100K Ohms			-0.1	75	nA	1, 2
					-0.1	100	nA	3
+PSRR	Power Supply Rejection Ratio	+V _{CC} = 10V, -V _{CC} = -20V			-50	+50	uV/V	1
					-100	+100	uV/V	2, 3
-PSRR	Power Supply Rejection Ratio	+V _{CC} = 20V, -V _{CC} = -10V			-50	+50	uV/V	1
					-100	+100	uV/V	2, 3
CMRR	Common Mode Rejection Ratio	V _{CC} = $\pm 35V$ to $\pm 5V$, V _{CM} = $\pm 15V$			80		dB	1, 2, 3
V _{IOADJ(+)}	Adjustment for Input Offset Voltage				4		mV	1, 2, 3
V _{IOADJ(-)}	Adjustment for Input Offset Voltage					-4	mV	1, 2, 3
I _{OS+}	Output Short Circuit Current	+V _{CC} = 15V, -V _{CC} = -15V, t \leq 25mS, V _{CM} = -15V			-60		mA	1, 2, 3
I _{OS-}	Output Short Circuit Current	+V _{CC} = 15V, -V _{CC} = -15V, t \leq 25mS, V _{CM} = +15V				+60	mA	1, 2, 3
I _{CC}	Power Supply Current	+V _{CC} = 15V, -V _{CC} = -15V				3	mA	1
						2.32	mA	2
						3.5	mA	3
Delta V _{IO} /Delta T	Temperature Coefficient of Input Offset Voltage	+25 C \leq TA \leq +125 C	1		-15	+15	uV/C	2
		+25 C \leq TA \leq -55 C	1		-18	+18	uV/C	3
Delta I _{IO} /Delta T	Temperature Coefficient of Input Offset Current	+25 C \leq TA \leq +125 C	1		-100	+100	pA/C	2
		+25 C \leq TA \leq -55 C	1		-200	+200	pA/C	3

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_s = 50$ ohms

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Avs-	Large Signal (Open Loop) Voltage Gain	$R_L = 2K$ Ohms, $V_{OUT} = -15V$	2		50		V/mV	4
			2		25		V/mV	5, 6
		$R_L = 10K$ Ohms, $V_{OUT} = -15V$	2		50		V/mV	4
			2		25		V/mV	5, 6
Avs+	Large Signal (Open Loop) Voltage Gain	$R_L = 2K$ Ohms, $V_{OUT} = +15V$	2		50		V/mV	4
			2		25		V/mV	5, 6
		$R_L = 10K$ Ohms, $V_{OUT} = +15V$	2		50		V/mV	4
			2		25		V/mV	5, 6
Avs	Large Signal (Open Loop) Voltage Gain	$V_{CC} = \pm 5V$, $R_L = 2K$ Ohms, $V_{OUT} = \pm 2V$	2		10		V/mV	4, 5, 6
		$V_{CC} = \pm 5V$, $R_L = 10K$ Ohms, $V_{OUT} = \pm 2V$	2		10		V/mV	4, 5, 6
Vop+	Output Voltage Swing	$R_L = 10K$ Ohms, $V_{CM} = -20V$			+16		V	4, 5, 6
		$R_L = 2K$ Ohms, $V_{CM} = -20V$			+15		V	4, 5, 6
Vop-	Output Voltage Swing	$R_L = 10K$ Ohms, $V_{CM} = 20V$			-16	V	4, 5, 6	
		$R_L = 2K$ ohms, $V_{CM} = 20V$			-15	V	4, 5, 6	

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 AC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_s = 50$ Ohms

Sr+	Slew Rate	Av = 1, $V_{IN} = -5V$ to $+5V$			0.3		V/uS	7, 8A
					0.2		V/uS	8B
Sr-	Slew Rate	Av = 1, $V_{IN} = +5V$ to $-5V$			0.3		V/uS	7, 8A
					0.2		V/uS	8B
TR(tr)	Rise Time	Av = 1, $V_{IN} = 50mV$			800	nS	7, 8A, 8B	
TR(os)	Overshoot	Av = 1, $V_{IN} = 50mV$			25	%	7, 8A, 8B	
NI(BB)	Noise Broadband	BW = 10Hz to 5KHz, $R_s = 0$ Ohms			15	uVRMS	7	
NI(PC)	Noise Popcorn	BW = 10Hz to 5KHz, $R_s = 100K$ Ohms			80	uVpk	7	

Electrical Characteristics

DC PARAMETERS: DRIFT VALUES

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $\pm V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50$ Ohms. "Delta calculations performed on JAN S and QMLV devices at group B, subgroup 5 only".

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
V_{IO}	Input Offset Voltage	$V_{CM} = 0V$			-0.5	0.5	mV	1
I_{IB+}	Input Bias Current	$V_{CM} = 0V$, $R_S = 100K$ Ohms			-7.5	7.5	nA	1
I_{IB-}	Input Bias Current	$V_{CM} = 0V$, $R_S = 100K$ Ohms			-7.5	7.5	nA	1


Note 1: Calculated parameter.

Note 2: Datalog reading of $K = V/mV$.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
05309HRB2	CERDIP (J), 14 LEAD (B/I CKT)
08337HRB2	CERPACK (W), 10 LEAD (B/I CKT)
09384HRA4	METAL CAN, (H) TO-99,8 LEAD,.200 DIA P.C.(B/I CKT)
09413HRB1	CERDIP (J), 8 LEAD (B/I CKT)
H08CRF	METAL CAN (H), TO-99, 8LD, .200 DIA P.C. (P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
J14ARH	CERDIP (J), 14 LEAD (P/P DWG)
P000178A	METAL CAN (H), 8 LEAD (PINOUT)
P000180A	CERPACK (W), 10 LEAD (PINOUT)
P000226A	CERDIP (J), 8 LEAD (PINOUT)
P000227A	CERDIP (J), 14 LEAD (PINOUT)
W10ARG	CERPACK (W), 10 LEAD (P/P DWG)

See attached graphics following this page.



R E V I S I O N S

LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93	TLL


CONTROLLING DIMENSION : INCH	
APPROVALS	DATE
DRAWN: <i>J. L. QUANG</i>	09/21/93
DF TG. CHK.	
ENGR. CHK.	
APPROVAL	


PROJECTION	SCALE INCH [MM]	SIZE A	SIZE B	DRAWING NUMBER MKT - JO8A	REV I OF L

NOTES: UNLESS OTHERWISE SPECIFIED


- LEAD FINISH TO BE 200 MICROINCHES / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.


MIL/AERO
CONFIGURATION CONTROL
MIL-M-38510
CONFIGURATION CONTROL






LM101AH, LM101H
8 - PIN METAL CAN
CONNECTION DIAGRAM
TOP VIEW
P000178A






LM101AJ, LM101J
8 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000226A



**LM101AJ-14
14 - LEAD DIP
CONNECTION DIAGRAM
TOP VIEW
P000227A**



Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0003644	03/28/00	Rose Malone	Update MDS from MJLM101A-X, Rev. 0BL to a Fully Release MDS MJLM101A-X, Rev. 0A0. Added Genral Description, Features Section, Absolute Section. Updated Note Section.