



SLUS507 – JANUARY 2002

LOW-INPUT VOLTAGE-MODE SYNCHRONOUS BUCK CONTROLLER

FEATURES


- Operating Input Voltage 2.25 V to 5.5 V
- Output Voltage as Low as 0.7 V
- 1% Internal 0.7 V Reference
- Predictive Gate Drive [™] N-Channel MOSFET Drivers for Higher Efficiency
- Externally Adjustable Soft-Start and Overcurrent Limit
- Fixed-Frequency, 300-kHz or 600-kHz, Voltage-Mode Control
- Source-Only Current or Source/Sink Current
- 10-Lead MSOP PowerPad[™] Package for Higher Performance

APPLICATIONS

- Networking Equipment
- Telecom Equipment
- Base Stations
- Servers
- DSP Power

DESCRIPTION

The TPS4000x are controllers for low-voltage, non-isolated synchronous buck regulators. These controllers use a topside N-type MOSFET for the primary buck switch. While a topside N-channel does require a bootstrap circuit to be fully turned on, the extra complexity is more than compensated for by the fact that N-type devices provide lower on-resistance for a given device size and gate charge. The chip controls the delays from main switch off to rectifier turn-on and from rectifier turn-off to main switch turn-on in such a way as to minimize diode losses (both conduction and recovery) in the synchronous rectifier with TI's proprietary Predictive Gate Drive[™] technology. The reduction in these losses is significant; for a given converter power level, smaller FETs can be used, or heat sinking can be reduced or even eliminated.



UDG-01141

PowerPAD[™] and Predictive Gate Drive[™] are trademarks of Texas Instruments Incorporated.



Copyright © 2001, Texas Instruments Incorporated

description (continued)

The controllers include a current-limit function that provides pulse-by-pulse current limiting as well as integration of overcurrent pulses to determine the existence of fault condition at the converter output. If a fault is detected, the converter shuts down for a period of time and then restarts. The current-limit threshold is adjustable with a single resistor connected to the device. The TPS4300x controllers implement a closed-loop soft start function. Startup ramp time is set by a single external capacitor connected to the SS/SD pin. The SS/SD pin is also used for shutdown.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Input voltage range:	BOOT	
	SW	
Operating temperature	e range, T ₁	–40°C to 85°C
Storage temperature r	ange, T _{stg} mm (1/16 inch) from case for 10 seconds	–55°C to 150°C
Lead temperature 1,6	mm (1/16 inch) from case for 10 seconds	


[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

AVAILABLE OBTIONS

	AVAI	LABLE OF HUNS			
		PACKAGEI MSOP [†]			
		DCM ENABLE [‡]			
Т _А	FREQUENCY	YES	NO		
4000 10 0500	300 kHz	TPS40000DGS	TPS40001DGS		
–40°C to 85°C	600 kHz	TPS40002DGS	TPS40003DGS		

[†] The DGS package is available taped and reeled. Add TR suffix to device type (e.g. TPS40000DGQTR) to order quantities of 2,000 devices per reel and 90 units per tube.

DCM (discontinuous conduction mode) enable occurs when the synchronous rectifier turns off to stop reverse current flow (source only).





SLUS507 – JANUARY 2002

electrical characteristics over recommended operating temperature range, $T_A = -40^{\circ}$ C to 85° C, VDD = 5.0 V, $T_A = T_J$ (unless otherwise noted)

input supply

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Input voltage range				2.25		5.5	N
VHGATE	High-side gate voltage		VBOOT - VSW				5.5	V
-	Shutdown current		SS/SD = 0 V,	Outputs off		0.3	0.5	
	Quiescent current		FB = 0.8 V			0.8	1.5	
IDD		TPS40000 TPS40001	f _{SW} = 300 kHz,	No load at HDRV/LDRV		1.2	4.0	mA
		TPS40002 TPS40003	f _{SW} = 600 kHz,	No load at HDRV/LDRV		1.5	5.0	
UVLO	Minimum on-voltage				1.95	2.05	2.15	V
	Hysteresis				80	130	180	mV

oscillator

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
fosc	Oscillator frequency	TPS40000 TPS40001	2.25 V ≤ V _{DD} ≤ 5.5	255	300	345	kHz
		TPS40002 TPS40003		510	600	690	
VRAMP	Ramp voltage		V _{PEAK} – V _{VALLEY}	0.9	1.0	1.1	.,
	Ramp valley voltage			0.20	0.25	0.30	V

PWM

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum duty cycle	FB = 0	90%	95%	97%	
Minimum duty cycle				0%	

error amplifier

	PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
			Line, Load,	Temperature	0.689	0.700	0.711	
V _{FB}	FB input voltage	TJ = 25°C			0.693	0.700	0.707	V
	FB input bias current						100	nA
V _{OH}	High-level output voltage		FB = 0 V, V _{DD} = 5 V	$I_{OH} = 0.5 \text{ mA},$	2.0	2.5		V
VOL	Low-level output voltage		FB =V _{DD} ,	I _{OL} = 0.5 mA		0.08	0.15	
ЮН	Output source current		COMP = 0.7 V,	FB = GND	2	4		
IOL	Output sink current		COMP = 0.7 V,	$FB = V_{DD}$	4	8		mA
G _{BW}	Gain bandwidth				5	10		MHz
AOL	Open loop gain				60	90		dB

current limit

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ISINK	ILIM sink current		6	12	18	μΑ
Vos	Offset voltage SW vs ILIM		-20	0	20	mV
VILIM	Input voltage range		2		VDD	V
tON	Minimum HDRV pulse time in overcurrent	$V_{SW} - V_{ILIM} < 0 \text{ mV}$		200	300	ns
tSS	Soft-start capacitor cycles as fault timer			6		



SLUS507 – JANUARY 2002

electrical characteristics over recommended operating temperature range, $T_A = -40^{\circ}C$ to $85^{\circ}C$, VDD = 5.0 V, $T_A = T_J$ (unless otherwise noted)

zero rectifier current comparator

	PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VSW	Sense voltage to turn off rectifier	TPS40000 TPS40002	LDRV output OFF	-12	-7	-2	mV

predictive delay

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current sense threshold			-300		mV
LDRV-to-HDRV delay time	LDRV OFF to HDRV ON, $V_{DD} = 5 V$			20	
HDRV-to-LDRV delay time	HDRV OFF to LDRV ON, $V_{DD} = 5 V$			10	ns

shutdown

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{SD}	Shutdown threshold voltage	Outputs OFF	0.12	0.16	0.20	V

soft start

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ISS	Soft-start source current	Outputs OFF	1.5	3	4.5	μA
VSS	Soft-start clamp voltage		1.1	1.5	1.9	V

bootstrap

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{DD} = 3.3 V		50	120	0
RBOOT Bootstrap switch resistance	$V_{DD} = 5 V$		30	90	Ω

output driver

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
R _{HDHI}	HDRV pull-up resistance	V _{BOOT} -V _{SW} = 3.3 V I _{SOURCE} = -100 mA		1	2.5	5	
R _{HDLO}	HDRV pull-down resistance $V_{BOOT} - V_{SW} = 3.3 V$, ISINK = 100 mA		0.8	1.5	3	Ω	
R _{LDHI}	LDRV pull-up resistance	V _{DD} = 3.3 V,	ISOURCE = -100 mA	1	2.5	5	
R _{LDLO}	LDRV pull-down resistance	V _{DD} = 3.3 V,	I _{SINK} = 100 mA	0.5	0.8	1.5	
^t RISE	LDRV rise time					40	
^t FALL	LDRV fall time	C _{LOAD} = 1 nF		10			
	HDRV rise time					25	ns
	HDRV falltime					15	

thermal shutdown

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t SD	Shutdown temperature		165			
	Hysteresiss	See Note 1		15		Ĵ

NOTE 1: Ensured by design. Not production tested.



SLUS507 – JANUARY 2002


Terminal Functions

TERMINAL					
NAME	NO.	1/0	DESCRIPTION		
BOOT	10	0	Provides a bootstrapped supply for the topside MOSFET driver, enabling the gate of the topside MOSFET to be driven above the input supply rail		
COMP	3	I	Output of the error amplifier		
FB	2	I	Inverting input of the error amplifier. In normal operation the voltage at this pin is the internal reference level of 700 mV.		
GND	5		Power supply return for the device. The power stage ground return on the board requires a separate path from other sensitive signal ground returns.		
HDRV	9	0	This is the gate drive output for the topside N-channel MOSFET. HDRV is bootstrapped to near $2 \times V_{DD}$ for good enhancement of the topside MOSFET.		
ILIM	1	I	A resistor is connected between this pin and VDD to set up the over current threshold voltage. A 12- μ A current sink at the pin establishes a voltage drop across the external resistor that represents the drain-to-source voltage across the top side N-channel MOSFET during an over current condition. The ILIM over current comparator is blanked for the first 100 ns to allow full enhancement of the top MOSFET.		
LDRV	6	0	Gate drive output for the low-side synchronous rectifier N-channel MOSFET		
SS/SD	4	I	Soft start and overcurrent fault shutdown times are set by charging and discharging a capacitor connected to this pin. A closed loop soft start occurs when the internal 3μ A current source charges the external capacitor from 0.16 V to 0.70 V. When the SS/SD voltage is less than 0.16V, the device is shutdown and the HDRV and LDRV are driven low. In normal operation, the capacitor is charged to 1.5 V. When a fault condition is asserted, the outputs are disabled while the soft-start capacitor goes through six charge/discharge cycles, restarting the converter on the seventh cycle.		
SW	8	0	Connect to the switched node on the converter. This pin is used for overcurrent sensing in the topside N-channel MOSFET, zero current sensing in synchronous rectifier N-channel MOSFET, and level sensing for predictive delay circuit. Overcurrent is determined, when the topside N-channel MOSFET is on, by comparing the voltage on SW with respect to VDD and the voltage on the ILIM with respect to VDD. Zero current is sensed, when the rectifier N-channel MOSFET is on, by measuring the voltage on SW with respect to the TPS40000/2 devices only.		
VDD	7	I	Power input for the chip, 5.5-V maximum. Decouple close to the pin with a low-ESR capacitor, 1- μ F or larger.		



SLUS507 – JANUARY 2002

functional block diagram



PRODUCT PREVIEW



APPLICATION INFORMATION

The TPS4000x series of synchronous buck controller devices is optimized for high-efficiency dc-to-dc conversion in non-isolated distributed power systems. A typical application circuit is shown in Figure 1.




Figure 1. Typical Application Circuit

error amplifier

The error amplifier has a bandwidth of greater than 5 MHz, with open loop gain of at least 60 dB. The COMP output voltage is clamped to a level above the oscillator ramp in order to improve large-scale transient response.

oscillator

The oscillator uses an internal resistor and capacitor to set the oscillation frequency. The ramp waveform is a triangle at the PWM frequency with a peak voltage of 1.25 V, and a valley of 0.25 V. The PWM duty cycle is limited to a maximum of 95%, allowing the bootstrap capacitor to charge during every cycle.



APPLICATION INFORMATION

bootstrap/charge pump

There is an internal switch between VDD and BOOT. This switch charges the external bootstrap capacitor for the floating supply. If the resistance of this switch is very high for the application, an external schottky diode between VDD and BOOT can be used. The peak voltage on the bootstrap capacitor is approximately equal to VDD.

driver

The HDRV and LDRV MOSFET drivers are capable of driving gate-to-source voltages up to 5.5 V. At V_{IN}, = 5 V and using appropriate MOSFETs, a 20-A converter can be achieved. The LDRV driver switches between VDD and ground, while the HDRV driver is referenced to SW and switches between BOOT and SW. The maximum voltage between BOOT and SW is 5.5 V.

synchronous rectification and predictive delay

In a normal buck converter, when the main switch turns off, current is flowing to the load in the inductor. This current cannot be stopped immediately without using infinite voltage. For the current path to flow and maintain voltage levels at a safe level, a rectifier or catch device is used. This device can be either a conventional diode, or it can be a controlled active device if a control signal is available to drive it. The TPS4000x provides a signal to drive an N-channel MOSFET as a rectifier. This control signal is carefully coordinated with the drive signal for the main switch so that there is minimum delay from the time that the rectifier MOSFET turns off and the main switch turns on, and minimum delay from when the main switch turns off and the rectifier MOSFET turns on. This scheme, Predictive Gate Drive[™] delay, uses information from the current switching cycle to adjust the delays that are to be used in the next cycle. Figure 2 shows the switch-node voltage waveform for a synchronously rectified buck converter. Illustrated are the relative effects of a fixed-delay drive scheme (constant, pre-set delays for the turnoff to turn on intervals), an adaptive delay drive scheme (variable delays based upon voltages sensed on the current switching cycle) and the predictive delay drive scheme.

Note that the longer the time spent in diode conduction during the rectifier conduction period, the lower the efficiency. Also, not described in Figure 2 is the fact that the predictive delay circuit can prevent the body diode from becoming forward biased at all while at the same time avoiding cross conduction or shoot through. This results in a significant power savings when the main MOSFET turns on. There is no reverse recovery loss in the body diode of the rectifier MOSFET.



SLUS507 - JANUARY 2002

UDG-01144

APPLICATION INFORMATION




Figure 2. Switch Node Waveforms for Synchronous Buck Converter

overcurrent

Overcurrent conditions in the TPS4000x are sensed by detecting the voltage across the main MOSFET while it is on.

basic description

If the voltage exceeds a pre-set threshold, the current pulse is terminated, and a counter inside the device is incremented. If this counter fills up, a fault condition is declared and the device disables switching for a period of time and then attempts to restart the converter with a full soft-start cycle.



APPLICATION INFORMATION

detailed description

During each switching cycle, a comparator looks at the voltage across the top side MOSFET while it is on. It the voltage across that MOSFET exceeds a programmable threshold voltage, the current-switching pulse is terminated and a 3-bit counter is incremented by one count. If during the switching cycle the topside MOSFET voltage does not exceed a preset threshold, then this counter is decremented by one count. (The counter does not wrap around from 7 to 0 or from 0 to 7). If the counter reaches a full count of 7, the device declares that a fault condition exists at the output of the converter. In this fault state, the output drivers are put into an off-state and the soft-start capacitor is discharged. The counter is decremented by one by the soft start capacitor (C_{SS}) discharge. When the soft-start capacitor is fully discharged, the discharging circuit is turned off and the capacitor is allowed to charge up at the nominal charging rate, while the outputs are still held off. When the soft-start capacitor is charged and discharged, and the counter decremented until the count reaches zero (a total of six times). When this happens, the outputs are again enabled as the soft-start capacitor generates a reference ramp for the converter to follow while attempting to restart.

During this soft-start interval (whether or not the controller is attempting to do a fault recovery or starting for the first time), pulse-by-pulse current limiting is in effect, but overcurrent pulses are not counted to declare a fault until the soft-start cycle has been completed. It is possible to have a supply attempt to bring up a short circuit for the duration of the soft start period plus seven switching cycles. Power stage designs should take this into account if it makes a difference thermally. Figure 3 shows the details of the overcurrent operation.





Figure 3. Switch Node Waveforms for Synchronous Buck Converter

UDG-01145



APPLICATION INFORMATION

Figure 4 shows the behavior of key signals during initial startup, during a fault and a successfully fault recovery. At time t0, power is applied to the converter. The voltage on the soft-start capacitor (V_{CSS}) begins to ramp up and acts as the reference until it passes the internal reference voltage at t1. At this point the soft-start period is over and the converter is regulating its output at the desired voltage level. From t0 to t1, pulse-by-pulse current limiting is in effect, and from t1 onward, overcurrent pulses are counted for purposes of determining a possible fault condition. At t2, a heavy overload is applied to the converter. This overload is in excess of the overcurrent threshold, the converter starts limiting current and the output voltage falls to some level depending on the overload applied. During the period from t2 to t3, the counter is counting overcurrent pulses and at time t3 reaches a full count of 7. The soft-start capacitor is then discharged, the outputs are disabled, the counter is decremented, and a fault condition is declared.



UDG-01144

PRODUCT PREVIEW



When the soft start capacitor is fully discharged, it begins charging again at the same rate that it does on startup, with a nominal $3-\mu A$ current source. As the capacitor voltage reaches full charge, it is discharged again and the counter is decremented by one count. These transitions occur at t3 through t9. At t9, the counter has been decremented to 0. The fault logic is then cleared, the outputs are enabled, and the converter attempts to restart with a full soft-start cycle. The converter comes into regulation at t10.




APPLICATION INFORMATION

setting the current limit

Connecting a resistor from VDD to ILIM sets the current limit. A 12- μ A current sink internal to the device causes a voltage drop at ILIM that is equal to the overcurrent threshold voltage. The tolerance of the current sink is too loose to do an accurate current limit. The main purpose is for hard fault protection of the power switches. Given the tolerance of the ILIM sink current, and the R_{DS(on)} range for a MOSFET, it is generally possible to apply a load that thermally damages the converter. This device is intended for embedded converters where load characteristics are defined and can be controlled.

soft-start and shutdown

These two functions are common to the SS/SD pin. The voltage at this pin is the controlling voltage of the error amplifier during startup. This reduces the transient current required to charge the output capacitor at startup, and allows for a smooth startup with no overshoot of the output voltage if done properly. A shutdown feature can be implemented as shown in Figure 5.



UDG-01143

Figure 5. Shutdown Implementation

The device shuts down when the voltage at the SS/SD pin falls below 160 mV. Because of this limitation, it is recommended that a MOSFET be used as the controlling device, as in Figure 5. An open-drain CMOS logic output would work equally well.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated