

# Spread Spectrum Motherboard Frequency Generator

### **Features**


- Maximized EMI suppression using Cypress's Spread Spectrum technology
- I<sup>2</sup>C™ interface
- Four copies of CPU output
- Eight copies of PCI clock (synchronous w/CPU output)
- Two copies of 14.318-MHz IOAPIC output
- · One copy of 48-MHz USB output
- Selectable 24-/48-MHz clock-through-resistor strapping
- Three buffered copies of 14.318-MHz reference input
- Input is a 14.318-MHz XTAL or reference signal
- Selectable 100-MHz or 66-MHz CPU outputs
- · Power management control input pins
- Test mode and output three-state through I<sup>2</sup>C interface

## **Key Specifications**

Supply Voltages: Vance = 3.0	3\/5%
Supply Voltages: $V_{DDQ3} = 3.3$ $V_{DDQ2} = 2.8$	5V±5%
CPU Cycle to Cycle Jitter:	200 ps
CPU0:3 Output Skew:	175 ps
PCI_F, PCI1:7 Output Skew:	500 ps
CPU to PCI Output Skew: 1.5 to 4.0 ns (CPU	Leads)
Logic inputs and REF0/SEL48# have 250K pull-up rexcept SEL100/66#.	esistors

Table 1. Pin Selectable Frequency

SEL 100/66#	CPU (MHz)	PCI (MHz)	SPREAD#=0
0	66.8	33.4	±0.5% Center
1	100	33.3	±0.5% Center



**Cypress Semiconductor Corporation** 

3901 North First Street

San Jose

CA 95134 • 408-943-2600 October 27, 1999, rev. \*\*



## **Pin Definitions**

Pin Name	Pin No.	Pin Type	Pin Description
CPU0:3	40, 39, 36, 35	0	CPU Clock Outputs 0 through 3: These four CPU clock outputs are controlled by the CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ2.
PCI1:7	8, 10, 11, 13, 14, 16, 17	0	PCI Bus Clock Outputs 1 through 7: These seven PCI clock outputs are controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
PCI_F	7	0	Fixed PCI Clock Output: Unlike PCI1:7 outputs, this output is not controlled by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied to VDDQ3.
CPU_STOP#	30	l	CPU_STOP# Input: When brought LOW, clock outputs CPU0:3 are stopped LOW after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH, clock outputs CPU0:3 start beginning with a full clock cycle (2–3 CPU clock latency).
PCI_STOP#	31	I	PCI_STOP# Input: The PCI_STOP# input enables the PCI 1:7 outputs when HIGH and causes them to remain at logic 0 when LOW. The PCI_STOP signal is latched on the rising edge of PCI_F. Its effect takes place on the next PCI_F clock cycle.
SPREAD#	28	ı	SPREAD# Input: When brought LOW this pin activates Spread Spectrum clocking.
APIC0:1	45, 44	0	I/O APIC Clock Outputs: Provides 14.318-MHz fixed frequency. The output voltage swing is controlled by VDDQ2.
48MHz	22	0	48-MHz Output: Fixed clock outputs at 48 MHz. Output voltage swing is controlled by voltage applied to VDDQ3.
24/48MHz	23	0	<b>24-MHz or 48-MHz Output:</b> 24-MHz output when pin 1 is strapped through 10-kΩ resistor to VDDQ3. 48-MHz output when pin 1 is strapped through 10-kΩ resistor to GND.
REF0/SEL48#	1	I/O	I/O Dual Function REF0 and SEL48# pin: During power on, SEL48# input will be latched, which will set pin 23 to output 24 MHz or 48 MHz. It then reverts to REF0 fixed output.
REF1:2	2, 47	0	Fixed 14.318-MHz Outputs 1 through 2: Used for various system applications. Output voltage swing is controlled by voltage applied to VDDQ3.
SEL100/66#	25	l	Frequency Selection Input: Selects power-up default CPU clock frequency as shown in Table 1 on page 1.
SCLK	26	ı	Clock pin for I <sup>2</sup> C circuitry.
SDATA	27	I/O	Data pin for l <sup>2</sup> C circuitry.
X1	4	1	Crystal Connection or External Reference Frequency Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input.
X2	5	1	Crystal Connection: An input connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected.
PWR_DWN#	29	1	Power Down Control: When this input is LOW, device goes into a low-power stand- by condition. All outputs are actively held LOW while in power-down. CPU and PCI clock outputs are stopped LOW after completing a full clock cycle (2–3 CPU clock cycle latency). When brought HIGH, CPU, SDRAM and PCI outputs start with a full clock cycle at full operating frequency (3 ms maximum latency).
VDDQ3	9, 15, 19, 21, 33, 48	Р	Power Connection: Connect to 3.3V supply.
VDDQ2	46, 41, 37	P	<b>Power Connection:</b> Power supply for APIC0:1 and CPU0:3 output buffers. Connect to 2.5V.
GND	3, 6, 12, 18, 20, 24, 32, 34, 38, 43	G	<b>Ground Connections:</b> Connect all ground pins to the common system ground plane.



### Overview

The W48S101-04, a motherboard clock synthesizer, can provide either a 2.5V or 3.3V CPU clock swing, making it suitable for a variety of CPU options. A fixed 48-MHz clock is provided for other system functions. The W48S101-04 supports spread spectrum clocking for reduced EMI.

## **Functional Description**

### I/O Pin Operation

Pin 1 is a dual-purpose I/O pin. Upon power-up this pin acts as a logic input, allowing the determination of assigned device functions. A short time after power-up, the logic state of the pin is latched and the pin becomes a clock output. This feature reduces device pin count by combining clock outputs with input select pins.

An external 10-k $\Omega$  "strapping" resistor is connected between the I/O pin and ground or V<sub>DD</sub>. Connection to ground sets a latch to "0," connection to V<sub>DD</sub> sets a latch to "1." Figure 1 and Figure 2 show two suggested methods for strapping resistor connections

Upon W48S101-04 power-up, the first 2 ms of operation is used for input logic selection. During this period, the Reference clock output buffer is three-stated, allowing the output

strapping resistor on the I/O pin to pull the pin and its associated capacitive clock load to either a logic HIGH or LOW state. At the end of the 2-ms period, the established logic "0" or "1" condition of the I/O pin is then latched. Next the output buffer is enabled, which converts the I/O pin into an operating clock output. The 2-ms timer is started when  $V_{D\bar D}$  reaches 2.0V. The input bit can only be reset by turning  $V_{D\bar D}$  off and then back on again.

It should be noted that the strapping resistor has no significant effect on clock output signal integrity. The drive impedance of clock output is  $40\Omega$  (nominal) which is minimally affected by the  $10\text{-}k\Omega$  strap to ground or  $V_{DD}.$  As with the series termination resistor, the output strapping resistor should be placed as close to the I/O pin as possible in order to keep the interconnecting trace short. The trace from the resistor to ground or  $V_{DD}$  should be kept less than two inches in length to prevent system noise coupling during input logic sampling.

When the clock output is enabled following the 2-ms input period, a 14.318-MHz output frequency is delivered on the pin, assuming that  $V_{DD}$  has stabilized. If  $V_{DD}$  has not yet reached full value, output frequency initially may be below target but will increase to target once  $V_{DD}$  voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.




Figure 1. Input Logic Selection Through Resistor Load Option




Figure 2. Input Logic Selection Through Jumper Option



## **Spread Spectrum Clock Generation**

The benefits of using Spread Spectrum Clock Generation are depicted in *Figure 3*. An EMI emission profile of a clock harmonic is shown.

Contrast the typical clock EMI with the Cypress Spread Spectrum Clock Generation. Notice the spike in the typical clock. This spike can make systems fail quasi-peak EMI testing. The FCC and other regulatory agencies test for peak emissions. With the Cypress clock, the peak energy is much lower (at least 8 dB) because the energy is spread out across a wider bandwidth.




Figure 3. Typical Clock and SSCG Comparison




Figure 4. Typical Modulation Profile



## Serial Data Interface

The W48S101-04 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Upon power-up, the W48S101-04 initializes with default register settings. Therefore, the use of this serial data interface is optional. The serial interface is write-only (to the clock chip) and is the dedicated function of device pins SDATA and SCLOCK. In motherboard applications, SDATA and SCLOCK are typically driven by two logic

outputs of the chipset. Clock device register changes are normally made upon system initialization, if required. The interface can also be used during system operation for power management functions. *Table 2* summarizes the control functions of the serial data interface.

### Operation

Data is written to the W48S101-04 in ten bytes of eight bits each. Bytes are written in the order shown in *Table 3*.

Table 2. Serial Data Interface Control Functions Summary

Control Function	Description	Common Application
Clock Output Disable	Any individual clock output(s) can be disabled. Disabled outputs are actively held LOW.	Unused outputs are disabled to reduce EMI and system power. Examples are clock outputs to unused PCI slots.
CPU Clock Frequency Selection	Provides CPU/PCI frequency selections beyond the 100- and 66.6-MHz selections that are provided by the SEL100/66# pin. Frequency is changed in a smooth and controlled fashion.	For alternate microprocessors and power management options. Smooth frequency transition allows CPU frequency change under normal system operation.
Output Three-state	Puts all clock outputs into a high-impedance state.	Production PCB testing.
Test Mode	All clock outputs toggle in relation to X1 input, internal PLL is bypassed. Refer to <i>Table 4</i> .	Production PCB testing.
(Reserved)	Reserved function for future device revision or production device testing.	No user application. Register bit must be written as 0.

Table 3. Byte Writing Sequence

Byte Sequence	Byte Name	Bit Sequence	Byte Description
1	Slave Address	11010010	Commands the W48S101-04 to accept the bits in Data Bytes 3–6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the W48S101-04 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the W48S101-04, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the W48S101-04, therefore bit values are ignored ("don't care"). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Don't Care	Refer to Cypress SDRAM drivers.
5	Data Byte 1	1	
6	Data Byte 2	1	
7	Data Byte 3	Refer to Table 4	The data bits in these bytes set internal W48S101-04 registers that con-
8	Data Byte 4	1	trol device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit
9	Data Byte 5	1	control functions, refer to <i>Table 4</i> , Data Byte Serial Configuration Map.
10	Data Byte 6	1	



## **Writing Data Bytes**

Each bit in the data bytes controls a particular device function except for the "reserved" bits, which must be written as a logic 0. Bits are written MSB (most significant bit) first, which is bit 7. *Table 4* gives the bit formats for registers located in Data Bytes 3–6.

Table 5 details additional frequency selections that are available through the serial data interface.

Table 6 details the select functions for Byte 3, bits 1 and 0.

Table 4. Data Bytes 3-6 Serial Configuration Map

	Affe	ected Pin Bit Control					
Bit(s)	Pin No.	Pin Name	Control Function	0 1		Default	
Data Byt	e 3	•					
7			(Reserved)			0	
6			SEL_2	Refer to	Table 5	0	
5			SEL_1	Refer to	Table 5	0	
. 4			SEL_0	Refer to	Table 5	0	
3			BYT0_FS#	Frequency Controlled by external SEL100/ 66# pin	Frequency Controlled by BYT0 SEL (2:0)	0	
2			(Reserved)			0	
1–0			0 0 Normal 0 1 Test Mo 1 0 Spread spread	Bit 1 Bit 0 Function (See <i>Table 6</i> for function details) 0 0 Normal Operation 0 1 Test Mode 1 0 Spread Spectrum on (See <i>Table 5</i> for frequency and spread selections. ±0.5% modulation)			
Data Byte	e 4		<u>'</u>		J		
7			(Reserved)			0	
6	23	24/48MHz	Clock Output Disable	Low	Active	1	
5			(Reserved)			0	
4			(Reserved)			0	
3	35	CPU3	Clock Output Disable	Low	Active	1	
2	36	CPU2	Clock Output Disable	Low	Active	1	
1	39	CPU1	Clock Output Disable	Low	Active	1	
0	40	CPU0	Clock Output Disable	Low	Active	1	
Data Byte	e 5				I,		
7	7	PCICLK_F	Clock Output Disable	Low	Active	1	
6	17	PCI7	Clock Output Disable	Low	Active	1	
5	16	PCI6	Clock Output Disable	Low	Active	1	
4	14	PCI5	Clock Output Disable	Low	Active	1	
3	13	PCI4	Clock Output Disable	Low	Active	1	
2	11	PCI3	Clock Output Disable	Low	Active	1	
1	10	PCI2	Clock Output Disable	Low	Active	1	
0	8	PCI1	Clock Output Disable	Low	Active	1	
Data Byte	∍ 6				<u> </u>		
7			(Reserved)			0	
6			(Reserved)			0	
5	44	IOAPIC1	Clock Output Disable	Low	Active	1 .	
4	45	IOAPIC0	Clock Output Disable	Low	Active	1 .	
3			(Reserved)			0	
2	47	REF2	Clock Output Disable	Low	Active	1	
1	2	REF1	Clock Output Disable	Low	Active	1	
0	1	REF0	Clock Output Disable	Low	Active	1	



Table 5. Additional Frequency Selections through Serial Data Interface Data Bytes

	Input Conditions		Output Fr	equency	
	Data Byte 3, Bit 3 =	1	***		Careed Danson
Bit 6 SEL_2	Bit 5 SEL_1	Bit 4 SEL_0	CPU, SDRAM Clocks (MHz)	PCI Clocks (MHz)	Spread Percentage with Spread Spectrum turned on
0	0	0	68.5	34.25	± 0.5% Center
0	0	1	75	37.5	± 0.5% Center
0	1	0	83.3	41.6	± 0.5% Center
0	1	1	66.8	33.4	± 0.5% Center
1	0	0	103	34.33	± 0.5% Center
1	0	1	112	37.33	± 0.5% Center
. 1	1	0	133.3	44.43	± 0.5% Center
1	1	1	100	33.3	± 0.5% Center

Table 6. Select Function for Data Byte 3, Bits 0:1

	Input Co	nditions	Output Conditions						
	Data Byte 3				REF0:2.				
Function	Bit 1	Bit 0	CPU0:3	PCI_F, PCI1:7	IOAPICO:1	48MHZ	24MHZ		
Normal Operation	0	0	Note 2	Note 2	14.318 MHz	48 MHz	24 MHz		
Test Mode	0	1	X1/2	CPU/2, 3, or 4	X1	X1/2	X1/4		
Spread Spectrum On	1	0	Note 2, 55%±0.5	Note 2, 55%±0.5	14.318 MHz	48 MHz	24 MHz		
Three-state	1	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z		

<sup>2.</sup> CPU and PCI frequency selections are listed in Table 1 and Table 5.



## **Absolute Maximum Ratings**

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions

above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Parameter	Description	Rating	Unit
$V_{DD}$ , $V_{IN}$	Voltage on any pin with respect to GND	-0.5 to +7.0	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>B</sub>	Ambient Temperature under Bias	-55 to +125	°C
ESD <sub>PROT</sub>	Input ESD Protection	2 (min.)	kV

## DC Electrical Characteristics: $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$

Parameter	Descri	otion	Test Condition	Min.	Тур.	Max.	Unit
Supply Curi	ent		•				
I <sub>DDQ3</sub>	3.3V Supply Current	3.3V Supply Current				120	mA
DDQ3	2.5V Supply Current					60	mA
Logic Input	<b>S</b> .					•	
V <sub>IL</sub>	Input Low Voltage			GND - 0.3		0.8	V
V <sub>IH</sub>	Input High Voltage			2.0		V <sub>DD</sub> + 0.3	V
l <sub>IL</sub>	Input Low Current <sup>[4]</sup>					-25	μA
I <sub>IH</sub>	Input High Current <sup>[4]</sup>				·	10	μA
I <sub>IL</sub>	Input Low Current (Si	EL100/66#)	·			<b>–</b> 5	μA
I <sub>IH</sub>	Input High Current (S	EL100/66#)				5	μA
Clock Outpu	ıts						
V <sub>OL</sub>	Output Low Voltage		I <sub>OL</sub> = 1 mA			50	mV
V <sub>OH</sub>	Output High Voltage		I <sub>OH</sub> = -1 mA	3.1			٧
V <sub>OH</sub>	Output High Voltage	(CPU, APIC)	I <sub>OH</sub> = -1 mA	2.2	•		٧
loL	Output Low Current	CPU0:3	V <sub>OL</sub> = 1.25V	27	57	97	mA
		PCI_F, PCI1:7	V <sub>OL</sub> = 1.5V	20.5	53	139	mA
		APIC0:1	V <sub>OL</sub> = 1.25V	40	85	140	- mA
		REF0:2	V <sub>OL</sub> = 1.5V	25	37	76	mA
		48MHz 0:1	V <sub>OL</sub> = 1.5V	25	37	76	mA
l <sub>он</sub>	Output High Current	CPU0:3	V <sub>OL</sub> = 1.25V	25	55	97	mA
		PCI_F, PCI1:7	V <sub>OL</sub> = 1.5V	31	55	189	mA
		APIC0:1	V <sub>OL</sub> = 1.25V	40	87	155	mA
		REF0:2	V <sub>OL</sub> = 1.5V	27	44	94	mA
		48MHz 0:1	V <sub>OL</sub> = 1.5V	27	44	94	mA

All clock outputs loaded with maximum lump capacitance test load specified in the AC Electrical Characteristics section. W48S101-04 logic inputs have internal pull-up devices, except SEL100/66#.



## **DC Electrical Characteristics:** $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%$ , $V_{DDQ2} = 2.5V \pm 5\%$ (continued)

Parameter	Description	Test Condition	Min.	Тур.	Max.	Unit
Crystal Osc	illator			1	L	1
V <sub>TH</sub>	X1 Input Threshold Voltage <sup>[5]</sup>			1.5		٧
C <sub>LOAD</sub>	Load Capacitance, as seen by External Crystal <sup>[6]</sup>			14		pF
C <sub>IN,X1</sub>	X1 Input Capacitance <sup>[7]</sup>	Pin X2 unconnected		28		pF
Pin Capacita	ance/inductance			<del> </del>		1
C <sub>IN</sub>	Input Pin Capacitance	Except X1 and X2		ļ	5	pF
Соит	Output Pin Capacitance		***		6	pF
L <sub>IN</sub>	Input Pin Inductance			<u> </u>	7	nH

## **AC Electrical Characteristics**

## $T_A = 0$ °C to +70°C, $V_{DDQ3} = 3.3V \pm 5\%, V_{DDQ2} = 2.5V \pm 5\%, f_{XTL} = 14.31818 MHz$

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

## CPU Clock Outputs, CPU0:3 (Lump Capacitance Test Load = 20 pF)

		Description Test Condition/Comments		= 66.8	MHz	CPU			
Parameter	Description			Тур.	Max.	Min.	Тур.	Max.	Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.25V	15		15.5	10		10.5	ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.0V	5.2			3.0			ns
tլ	Low Time	Duration of clock cycle below 0.4V	5.0			2.8			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1		4	1		4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		55	45		55	%
t <sub>ic</sub>	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.25V. Maximum difference of cycle time between two adjacent cycles.			200			250	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.25V			175			175	ps
f <sub>ST</sub>	Frequency Stabiliza- tion from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		20			20		Ω

#### Notes:

X1 input threshold voltage (typical) is V<sub>DD</sub>/2.
 The W48S101-04 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 14 pF; this includes typical stray capacitance of short PCB traces to crystal.
 X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).



## PCI Clock Outputs, PCI1:7 and PCI\_F (Lump Capacitance Test Load = 30 pF

		Test Condition/Comments		66.8/10	00 MHz	
Parameter	Description			Min. Typ.		Unit
t <sub>P</sub>	Period	Measured on rising edge at 1.5V	30			ns
t <sub>H</sub>	High Time	Duration of clock cycle above 2.4V	12			ns
t <u> </u>	Low Time	Duration of clock cycle below 0.4V	12			ns
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V			4	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V			55	%
tic	Jitter, Cycle-to-Cycle	Measured on rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles.			250	ps
t <sub>SK</sub>	Output Skew	Measured on rising edge at 1.5V			500	ps
to	CPU to PCI Clock Skew	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.			4	ns
<sup>f</sup> sT	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.		3	ms	
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		30		Ω

## APIC0:1 Clock Output (Lump Capacitance Test Load = 20 pF)

Parameter			CPU = 66.8/100 MHz			
	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator	14.31818			MHz
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.0V	1		4	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.0V to 0.4V	1 4		V/ns	
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.25V	45		.55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			1.5	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		15		Ω

## REF0:2 Clock Output (Lump Capacitance Test Load = 20 pF)

			CPU = 66.8/100 MHz			
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Frequency generated by crystal oscillator		14.318		MHz
<sup>t</sup> R	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5 2		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V 45			55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.			3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω



## 48MHz0:1 Clock Output (Lump Capacitance Test Load = 20 pF = 66.6/100 MHz)

				CPU = 66.8/100 MHz		
Parameter	Description	Test Condition/Comments	Min.	Тур.	Max.	Unit
f	Frequency, Actual	Determined by PLL divider ratio (see m/n below)	48.008			MHz
f <sub>D</sub>	Deviation from 48 MHz	(48.008 – 48)/48	+167			ppm
m/n	PLL Ratio	(14.31818 MHz x 57/17 = 48.008 MHz)		57/17	·	
t <sub>R</sub>	Output Rise Edge Rate	Measured from 0.4V to 2.4V	0.5		2	V/ns
t <sub>F</sub>	Output Fall Edge Rate	Measured from 2.4V to 0.4V	0.5		2	V/ns
t <sub>D</sub>	Duty Cycle	Measured on rising and falling edge at 1.5V	45		55	%
f <sub>ST</sub>	Frequency Stabilization from Power-up (cold start)	Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization.	3		3	ms
Z <sub>o</sub>	AC Output Impedance	Average value during switching transition. Used for determining series termination value.		40		Ω

## **Ordering Information**


Ordering Code	Freq. Mask Code	Package Name	Package Type
W48S101	-04	Н	48-pin SSOP (300 mils)


Document #: 38-00853



## Package Diagram


### 48-Pin Small Shrink Outline Package (SSOP, 300 mils)





SEE DETAIL A

END VIEW



⚠ MAXIMUM DIE THICKNESS ALLOWABLE IS .025.

A MAXIMUM DIE THICKNESS ALLOWABLE IS 025.

DIMENSIONING & TOLERANCING PER ANSI

Y14.5M - 1982.

T'' IS A REFERENCE DATUM.

T'' S A REFERENCE DATUM.

TO'' & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES INCLUDE MOLD FLASH OR PROTRUSIONS BUT DOES INCLUDE MOLD PLASH OR PROTRUSIONS SHALL NOT EXCEPT. 0.00 INCHES PER SIDE.

T'L' IS THE LENGTH OF TERMINAL FOR SOLDERING TO A SUBSTRATE.

TERMINAL POSITIONS ARE SHOWN FOR

TERMINAL POSITIONS ARE SHOWN FOR REFERENCE ONLY.

REFERENCE ONLY.

REFERENCE ONLY.

SPORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 1003 INCHES AT SEATING PLANE.

CONTROLLING DIMENSION: INCHES.


CONTROLLING DIMENSION: INCHES.


CONTROLLING DIMENSION: INCHES.

ASSEMBLY LOCATION AND EJECTOR PIN ON PACKAGE BOTTOM IS OPTIONAL AND DEPENDS ON ASSEMBLY LOCATION.

THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 INCHES AND .010 INCHES FROM THE LEAD TIPS.

THIS PART IS COMPLIANT WITH JEDEC SPECIFICATION MO-118, VARIATIONS AA, AB, EXCEPT CHAMIFER DIMENSION IN JEDEC SPECIFICATION FOR IN IS .015",025".





GAUGE PLANE SEATING PŁANE	FARTING UNE  G  DETAIL A
------------------------------	--------------------------

be 30700 1 E D 5

⋾ -T-

SEATING PLANE

### Summary of nominal dimensions in inches:

Body Width: 0.296 Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102

SIDE VIEW

_					
S Y	}	COMMO			NO
Į,	L D	IMENSIO	NS	٥,	V
١٩	MIN.	NOM.	MAX.		AT
A	.095	.102	.110		
A		.012	.016	ĺ	
A		.090	.092		
Б	.008	.010	.0135		
Ъ	.008	.010	.012		
C	.005	-	.010		
Cı	.005	.006	.0085		
D	SEE	VARIATION		4	
E	.292	.296	.299		
е		.025 BSC			
П	.400	.406	.410		
h	.010	.013	.016		
I	.024	.032	.040		
N	SEE		IS	6	
X	.085	.093	.100	10	
Œ	0°	5°	8°		
$\overline{}$				_	

NS	MHY.	NOM.	MAX.	ļ	ı
1	.620	.625	.630	48	١.
}	.720	.725	.730	56	l
			.,		
	THIS	TABLE I	N INCHE	Ş	

S Y	COMMON			Г	NOTE		4		6
Y <sub>k</sub>	D	IMENSIO		١,	VARI-	D			Ň
1	MIN.	NOM.	MAX.	] 'r	ATIONS	MIN.	NOM.	MAX.	
Α	2.41	2.59	2.79		AA	15.75	15.88	16.00	48
A	0.20	0.31	0.41		AB	18.29	18.42	18.54	56
A	2.24	2.29	2.34	·					
Ъ	0.203	0.254	0.343			TI 110 TA			
b	0.203	0.254	0.305		THIS TABLE IN MILLIMETER				ERS
C	0.127	-	0.254						
Cı	0.127	0.152	0.216						
D	SEE	VARIATION		4					
Œ	7.42	7.52	7.59						
е		0.635 BSC							
H	10.16	10.31	10.41						
_h	0.25	0.33	0.41						
L	0.61	0.81	1.02						
$\square$	SEE	VARIATION	IS	6					
X	2.16	2.36	2.54	10					
ď	0°	5°	8°						

<sup>©</sup> Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.