
SCBS301B - SEPTEMBER 1993 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs


description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

SN54LVTZ240 . . . J PACKAGE SN74LVTZ240 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTZ240 . . . FK PACKAGE (TOP VIEW)



These devices are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVTZ240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTZ240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer)


INPU	JTS	OUTPUT					
OE	Α	Υ					
L	Н	L					
L	L	Н					
Н	Χ	Z					



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCBS301B - SEPTEMBER 1993 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	. −0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V _O (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVTZ240	96 mA
SN74LVTZ240	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVTZ240	48 mA
SN74LVTZ240	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

			SN54LV	TZ240	SN74LVTZ240		
		MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	2	2		V	
V _{IL}	Low-level input voltage		0.8		8.0	V	
٧ _I	Input voltage		5.5		5.5	V	
loh	High-level output current	4	-24		-32	mA	
loL	Low-level output current		22	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	000	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS301B - SEPTEMBER 1993 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS				54LVTZ2	40	SN74LVTZ240					
PARAMETER					TYP [†]	MAX	MIN	TYP†	MAX	UNIT		
VIK	$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V			
	$V_{CC} = MIN \text{ to } MAX^{\ddagger}, I_{OH} = -100 \mu A$).2		VCC-C).2				
	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			2.4					
VOH	V 2 V	$I_{OH} = -24 \text{ mA}$	2						V			
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2						
	V 27V	I _{OL} = 100 μA				0.2			0.2			
	V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$				0.5			0.5			
V		$I_{OL} = 16 \text{ mA}$			0.4			0.4	.,			
V_{OL}	\\ 2\\	$I_{OL} = 32 \text{ mA}$				0.5	0.5			V		
	V _{CC} = 3 V	$I_{OL} = 48 \text{ mA}$				0.55]		
		$I_{OL} = 64 \text{ mA}$						0.55				
	$V_{CC} = 0$ or MAX^{\ddagger} ,	V _I = 5.5 V				<u>A</u> 10			10	^		
1.	V _{CC} = 0 to 3.6 V	$V_I = V_{CC}$ or GND	Control inputs		3	±1			±1			
l _l		$V_I = V_{CC}$	Doto innuto		0-	1			1	μΑ		
		V _I = 0	Data inputs		2	-5			-5			
l _{off}	$V_{CC} = 0 V$,	V_{1} or $V_{0} = 0$ to 4.5			5				±100	μΑ		
I _{OZPU} §	$V_{CC} = 0$ to 1.5 V,	$V_0 = 0.5 \text{ V to 3 V},$	OE = X	(5				±50	μΑ		
I _{OZPD} §	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OE = X	Q					±50	μΑ		
lia i s	V _{CC} = 3 V	V _I = 0.8 V	A inputs	75			75			μΑ		
l(hold)	VCC = 3 V	V _I = 2 V	Ailiputs	-75			-75			μΑ		
^I OZH	$V_{CC} = 3.6 \text{ V},$	$V_O = 3 V$				5			5	μΑ		
lozL	V _{CC} = 3.6 V,	V _O = 0.5 V				-5			-5	μΑ		
	V _{CC} = 3.6 V,	I _O = 0,	Outputs high		0.12	0.5		0.12	0.225			
			Outputs low		8.6	14		8.6	12	mA		
	$V_I = V_{CC}$ or GND		Outputs disabled		0.12	0.5		0.12	0.225			
ΔICC¶	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND					0.3			0.2	mA		
Ci	V _I = 3 V or 0	V _I = 3 V or 0			4			4		pF		
Co	V _O = 3 V or 0	V _O = 3 V or 0			8			8		pF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This parameter is specified by characterization.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS301B - SEPTEMBER 1993 - REVISED JULY 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTZ240			SN74LVTZ240						
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
^t PLH	Α	Y	1	4.5	N	5.4	1	2.5	4.3		5.2	
^t PHL			1	4.5	786	5.2	1	2.5	4.3		5	ns
^t PZH	ŌĒ	Υ	1	5.4		6.5	1	2.7	5.2		6.3	
t _{PZL}	OE		1	5.4		7.4	1	3.1	5.2		6.7	ns
^t PHZ	ŌĒ		2	5.8		6.5	2	3.9	5.6		6.3	ns
tPLZ		OE	OE T	1.6	5.3		5.8	1.6	3.2	5.1		5.6

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





SOIC



NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity