

TC74LVX174F/FN/FS

HEX D-TYPE FLIP FLOP WITH CLEAR

The TC74LVX174 is a high speed CMOS HEX D-FLIP FLOP fabricated with silicon gate C²MOS technology.

Designed for use in 3.3 Volt systems, they achieve high speed operation while maintaining the CMOS low power dissipation. This device is suitable for low voltage and battery operated systems.


Information signals applied to D inputs are transferred to the Q output on the positivegoing edge of the clock pulse.

When the CLR input is held low, the Q output are in the low logic level independent of the other inputs.

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.


FEATURES

- High speed : $f_{MAX} = 180\text{MHz}$ (Typ.) ($V_{CC} = 3\text{V}$)
- Low power dissipation : $I_{CC} = 4\mu\text{A}$ (Max.) ($T_a = 25^\circ\text{C}$)
- Input voltage level : $V_{IL} = 0.8\text{V}$ (Max.) ($V_{CC} = 3\text{V}$)
 $V_{IH} = 2.0\text{V}$ (min.) ($V_{CC} = 3\text{V}$)
- Power down protection is provided on all inputs.
- Balanced propagation delays : $t_{pLH} = t_{pHL}$
- Low noise : $V_{OLP} = 0.5\text{V}$ (Max.)
- Pin and function compatible with 74HC174



Weight SOP16-P-300 : 0.18g (Typ.)
SOL16-P-150 : 0.13g (Typ.)
SSOP16-P-225B : 0.07g (Typ.)

PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE


INPUTS			OUTPUTS		FUNCTION
CLR	D	CK	Q	L	CLEAR
L	X	X	L	L	
H	L	—	L	—	—
H	H	—	H	—	—
H	X	—	Qn	Qn	NO CHANGE

X : Don't Care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	-0.5~7.0	V
DC Input Voltage	V_{IN}	-0.5~7.0	V
DC Output Voltage	V_{OUT}	-0.5~ V_{CC} +0.5	V
Input Diode Current	I_{IK}	-20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	180	mW
Storage Temperature	T_{stg}	-65~150	°C
Lead Temperature 10s	T_L	300	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V_{CC}	2.0~3.6	V
Input Voltage	V_{IN}	0~5.5	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise And Fall Time	dt/dv	0~100	ns/V

ELECTRICAL CHARACTERISTICS

DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	V_{CC} (V)	Ta = 25°C			Ta = -40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Input Voltage	"H" Level V _{IH}		2.0	1.5	—	—	1.5	—	V	
			3.0	2.0	—	—	2.0	—		
			3.6	2.4	—	—	2.4	—		
	"L" Level V _{IL}		2.0	—	—	0.5	—	0.5		
			3.0	—	—	0.8	—	0.8		
			3.6	—	—	0.8	—	0.8		
Output Voltage	"H" Level V _{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50\mu A$	2.0	1.9	2.0	—	1.9	—	V
			$I_{OH} = -50\mu A$	3.0	2.9	3.0	—	2.9	—	
			$I_{OH} = -4mA$	3.0	2.58	—	—	2.48	—	
	"L" Level V _{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50\mu A$	2.0	—	0.0	0.1	—	0.1	
			$I_{OL} = 50\mu A$	3.0	—	0.0	0.1	—	0.1	
			$I_{OL} = 4mA$	3.0	—	—	0.36	—	0.44	
Input Leakage Current	I_{IN}	$V_{IN} = 5.5V$ or GND	3.6	—	—	± 0.1	—	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	3.6	—	—	4.0	—	40.0	μA	

TIMING REQUIREMENTS (Input $t_r = t_f = 3\text{ns}$)

PARAMETER	SYM-BOL	TEST CONDITION	V_{CC} (V)	$T_a = 25^\circ\text{C}$		$T_a = -40\text{--}85^\circ\text{C}$		UNIT
				LIMIT	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_W(L)$		2.7	6.5		7.5		ns
			3.3 ± 0.3	5.0		5.0		
Minimum Pulse Width (CLR)	$t_W(L)$		2.7	6.5		7.5		ns
			3.3 ± 0.3	5.0		5.0		
Minimum Set-up Time	t_s		2.7	7.5		8.5		ns
			3.3 ± 0.3	5.0		6.0		
Minimum Hold Time	t_h		2.7	0.0		0.0		ns
			3.3 ± 0.3	0.0		0.0		
Minimum Removal Time (CLR)	t_{rem}		2.7	4.5		4.5		ns
			3.3 ± 0.3	3.0		3.0		

AC characteristics (Input $t_r = t_f = 3\text{ns}$)

PARAMETER	SYM-BOL	TEST CONDITION	V_{CC} (V)	C_L (pF)	$T_a = 25^\circ\text{C}$			$T_a = -40\text{--}85^\circ\text{C}$		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (CK-Q)	t_{PLH}		2.7	15	—	7.6	14.5	1.0	17.5	ns
				50	—	10.1	18.0	1.0	21.0	
			3.3 ± 0.3	15	—	5.9	9.3	1.0	11.0	
				50	—	8.4	12.8	1.0	14.5	
Propagation Delay Time (CLR-Q)	t_{PHL}		2.7	15	—	7.9	15.0	1.0	18.5	ns
				50	—	10.4	18.5	1.0	22.0	
			3.3 ± 0.3	15	—	6.2	9.7	1.0	11.5	
				50	—	8.7	13.2	1.0	15.0	
Maximum Clock Frequency	f_{MAX}		2.7	15	65	130	—	55	—	MHz
				50	45	60	—	40	—	
			3.3 ± 0.3	15	115	180	—	95	—	
				50	65	95	—	55	—	
Output To Output Skew	t_{osLH}	(Note 1)	2.7	50	—	—	1.5	—	1.5	ns
			3.3 ± 0.3	50	—	—	1.5	—	1.5	
Input Capacitance	C_{IN}	(Note 2)			—	4	10	—	10	pF
Power Dissipation Capacitance	C_{PD}	(Note 3)			—	29	—	—	—	pF

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{PLHm} - t_{PLHn}|, t_{osHL} = |t_{PHLm} - t_{PHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6 \text{ (per F/F)}$$

And the total C_{PD} when n pcs. of F/F operate can be gained by the following equation :

$$C_{PD} (\text{total}) = 19 + 10 \cdot n$$

Noise characteristics ($T_a = 25^\circ\text{C}$, Input $t_r = t_f = 3\text{ns}$, $C_L = 50\text{pF}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}		3.3	0.3	0.5	V
Quiet Output Minimum Dynamic V _{OL}	V _{OLV}		3.3	-0.3	-0.5	V
Minimum High Level Dynamic Input Voltage	V _{IHD}		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	V _{ILD}		3.3	—	0.8	V

INPUT EQUIVALENT CIRCUIT