

DATA SHEET

74LVT16501A

**3.3V LVT 18-bit universal bus transceiver
(3-State)**

Product specification
Supersedes data of 1995 Mar 16
IC24 Data Handbook

1997 Jun 12

3.3V 18-bit universal bus transceiver (3-State)**74LVT16501A****FEATURES**

- 18-bit bidirectional bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Positive edge triggered clock inputs
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16501A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V.

This device is an 18-bit universal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable ($OEAB$ and \bar{OEBA}), latch enable ($LEAB$ and $LEBA$), and clock ($CPAB$ and $CPBA$) inputs. For A-to-B data flow, the device operates in the transparent mode when $LEAB$ is High. When $LEAB$ is Low, the A data is latched if $CPAB$ is held at a High or Low logic level. If $LEAB$ is Low, the A-bus data is stored in the latch/flip-flop on the Low-to-High transition of $CPAB$. When $OEAB$ is High, the outputs are active. When $OEAB$ is Low, the outputs are in the high-impedance state.

Data flow for B-to-A is similar to that of A-to-B but uses \bar{OEBA} , $LEBA$ and $CPBA$. The output enables are complimentary ($OEAB$ is active High, and \bar{OEBA} is active Low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}\text{C}$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50\text{pF};$ $V_{CC} = 3.3\text{V}$	1.9	ns
C_{IN}	Input capacitance (Control pins)	$V_I = 0\text{V or } 3.0\text{V}$	3	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0\text{V or } 3.0\text{V}$	9	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	70	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT16501A DL	VT16501A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16501A DGG	VT16501A DGG	SOT364-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
1	$OEAB$	A-to-B Output enable input
27	\bar{OEBA}	B-to-A Output enable input (active low)
2, 28	$LEAB/LEBA$	A-to-B/B-to-A Latch enable input
55, 30	$CPAB/CPBA$	A-to-B/B-to-A Clock input (active rising edge)
3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	A_0-A_{17}	Data inputs/outputs (A side)
54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	B_0-B_{17}	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V_{CC}	Positive supply voltage

3.3V 18-bit universal bus transceiver (3-State)


74LVT16501A

PIN CONFIGURATION

OEAB	1		56	GND
LEAB	2		55	CPAB
A0	3		54	B0
GND	4		53	GND
A1	5		52	B1
A2	6		51	B2
VCC	7		50	VCC
A3	8		49	B3
A4	9		48	B4
A5	10		47	B5
GND	11		46	GND
A6	12		45	B6
A7	13		44	B7
A8	14		43	B8
A9	15		42	B9
A10	16		41	B10
A11	17		40	B11
GND	18		39	GND
A12	19		38	B12
A13	20		37	B13
A14	21		36	B14
VCC	22		35	VCC
A15	23		34	B15
A16	24		33	B16
GND	25		32	GND
A17	26		31	B17
OEBA	27		30	CPBA
LEBA	28		29	GND


SA00128

LOGIC SYMBOL (IEEE/IEC)



SA00129

LOGIC SYMBOL



SW00026

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

FUNCTION TABLE

OEAB	LEAB	CPAB	An	INTERNAL REGISTER	OUTPUTS		OPERATING MODE
					Bn	Z	
L	H	X	X	X	Z		Disabled
L	↓	X	h	H	Z		Disabled, Latch data
L	↓	X	l	L	Z		
L	L	H or L	X	NC	Z		Disabled, Hold data
L	L	↑	h	H	Z		Disabled, Clock data
L	L	↑	l	L	Z		
H	H	X	H	H	H		Transparent
H	H	X	L	L	L		
H	↓	X	h	H	H		Latch data & display
H	↓	X	l	L	L		
H	L	↑	h	H	H		Clock data & display
H	L	↑	l	L	L		
H	L	H or L	X	H	H		Hold data & display
H	L	H or L	X	L	L		

NOTE: A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CPBA.

H = High voltage level

h = High voltage level one set-up time prior to the Enable or Clock transition

L = Low voltage level

l = Low voltage level one set-up time prior to the Enable or Clock transition

NC= No Change

X = Don't care


Z = High Impedance "off" state

↓ = High-to-Low Enable or Clock transition

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

LOGIC DIAGRAM



SW00235

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

ABSOLUTE MAXIMUM RATINGS^{1,2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +4.6	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
V _I	DC input voltage ³		-0.5 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	Output in Off or High state	-0.5 to +7.0	V
I _{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	-64	
T _{stg}	Storage temperature range		-65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	2.7	3.6	V
V _I	Input voltage	0	5.5	V
V _{IH}	High-level input voltage	2.0		V
V _{IL}	Input voltage		0.8	V
I _{OH}	High-level output current		-32	mA
I _{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle ≤ 50%; f ≥ 1kHz		64	
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP ¹	MAX		
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = -18mA		-0.85	-1.2	V	
V _{OH}	High-level output voltage	V _{CC} = 2.7 to 3.6V; I _{OH} = -100µA	V _{CC} -0.2	V _{CC}		V	
		V _{CC} = 2.7V; I _{OH} = -8mA	2.4	2.55			
		V _{CC} = 3.0V; I _{OH} = -32mA	2.0	2.3			
V _{OL}	Low-level output voltage	V _{CC} = 2.7V; I _{OL} = 100µA		0.07	0.2	V	
		V _{CC} = 2.7V; I _{OL} = 24mA		0.3	0.5		
		V _{CC} = 3.0V; I _{OL} = 16mA		0.25	0.4		
		V _{CC} = 3.0V; I _{OL} = 32mA		0.3	0.5		
		V _{CC} = 3.0V; I _{OL} = 64mA		0.36	0.55		
V _{RST}	Power-up output low voltage ⁵	V _{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}		0.1	0.55	V	
I _I	Input leakage current	V _{CC} = 3.6V; V _I = V _{CC} or GND	Control pins	0.1	±1	µA	
		V _{CC} = 0 or 3.6V; V _I = 5.5V		0.1	10		
		V _{CC} = 3.6V; V _I = 5.5V	I/O Data pins ⁴	1.0	20		
		V _{CC} = 3.6V; V _I = V _{CC}		0.1	10		
		V _{CC} = 3.6V; V _I = 0		0.1	-5		
I _{OFF}	Output off current	V _{CC} = 0V; V _I or V _O = 0 to 4.5V		1.0	±100	µA	
I _{HOLD}	Bus Hold current A or B outputs	V _{CC} = 3V; V _I = 0.8V		75	130	µA	
		V _{CC} = 3V; V _I = 2.0V		-75	-130	µA	
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V		50	125	µA	
I _{PU/PD}	Power up/down 3-State output current ³	V _{CC} ≤ 1.2V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} ; OE/OE' = Don't care		40	±100	µA	
I _{CCH}	Quiescent supply current	V _{CC} = 3.6V; Outputs High, V _I = GND or V _{CC} , I _O = 0		0.07	0.12	mA	
I _{CCL}		V _{CC} = 3.6V; Outputs Low, V _I = GND or V _{CC} , I _O = 0		4	5		
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GND or V _{CC} , I _O = 0 ⁶		0.07	0.12		
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 3V to 3.6V; One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND		0.1	0.2	mA	

NOTES:

- All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.
- This parameter is valid for any V_{CC} between 0V and 1.2V with a transition time of up to 10msec. From V_{CC} = 1.2V to V_{CC} = 3.3V ± 0.3V a transition time of 100µsec is permitted. This parameter is valid for T_{amb} = 25°C only.
- Unused pins at V_{CC} or GND.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- I_{CCZ} is measured with outputs pulled to V_{CC} or GND.

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

AC CHARACTERISTICSGND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$; $R_L = 500\Omega$; $T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT	
			$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$			
			MIN	TYP ¹	MAX	MAX		
f_{MAX}	Maximum clock frequency	1	150				MHz	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	2	0.5 0.5	1.9 1.9	4.2 4.2	5.4 5.4	ns	
t_{PLH} t_{PHL}	Propagation delay CPAB to Bn or CPBA to An	1	1.0 1.0	3.2 3.2	5.4 5.4	6.4 6.4	ns	
t_{PLH} t_{PHL}	Propagation delay LEAB to Bn or LEBA to An	3	1.0 1.0	2.4 2.9	5.4 5.4	6.4 6.4	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	5 6	1.0 1.0	2.4 2.2	3.9 3.9	4.6 5.2	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low Level	5 6	1.0 1.0	2.8 3.2	5.2 5.2	5.6 5.6	ns	

NOTE:


- All typical values are at $V_{CC} = 3.3\text{V}$ and $T_{amb} = 25^\circ\text{C}$.

AC SETUP REQUIREMENTSGND = 0V; $t_R = t_F = 2.5\text{ns}$; $C_L = 50\text{pF}$, $R_L = 500\Omega$; $T_{amb} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.


SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$	
			MIN	TYP	MIN	
$ts(H)$ $ts(L)$	Setup time, High or Low An to CPAB or Bn to CPBA	4	1.8 1.8	1.0 0.7	1.5 1.5	ns
$th(H)$ $th(L)$	Hold time, High or Low An to CPAB or Bn to CPBA	4	0 0	0 0	0 0	ns
$ts(H)$ $ts(L)$	Setup time, High or Low An to LEAB or Bn to CPBA	4	1.8 1.8	1.1 1.8	1.5 1.5	ns
$th(H)$ $th(L)$	Hold time, High or Low An to LEAB or Bn to LEBA	4	0 0	0 0	0 0	ns
$tw(H)$ $tw(L)$	Pulse width, High or Low CPAB or CPBA	1	1.2 1.2	0.8 0.8	1.5 1.5	ns
$tw(H)$	LEAB or LEBA pulse width, High	3	1.2	0.8	1.5	ns

3.3V 18-bit universal bus transceiver (3-State)


74LVT16501A

AC WAVEFORMS $V_M = 1.5V$, $V_{IN} = GND$ to $2.7V$ 


Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 4. Data Setup and Hold Times




Waveform 2. Propagation Delay, Transparent Mode



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 3. Propagation Delay, Enable to Output, and Enable Pulse Width





Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

3.3V 18-bit universal bus transceiver (3-State)

74LVT16501A

TEST CIRCUIT AND WAVEFORMS



$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PHZ}/t_{PZH}	GND
t_{PLZ}/t_{PZL}	6V
t_{PLH}/t_{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT16	2.7V	$\leq 10MHz$	500ns	$\leq 2.5ns$	$\leq 2.5ns$


SW00003

3.3V LVT18-bit universal bus transceiver (3-State)

74LVT16501A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.8	0.4	2.35	0.25	0.3	0.22	18.55	7.6	0.635	10.4	1.4	1.0	1.2	0.25	0.18	0.1	0.85	8°
			2.20		0.2	0.13	18.30	7.4		10.1		0.6	1.0				0.40	0°

Note

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118AB				-93-11-02-95-02-04

3.3V LVT18-bit universal bus transceiver (3-State)

74LVT16501A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



3.3V LVT18-bit universal bus transceiver (3-State)

74LVT16501A

NOTES

3.3V LVT18-bit universal bus transceiver (3-State)

74LVT16501A

DEFINITIONS

Data Sheet Identification	Product Status	Definition
<i>Objective Specification</i>	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.
 © Copyright Philips Electronics North America Corporation 1997
 All rights reserved. Printed in U.S.A.