

DUAL JK FLIP-FLOP WITH SET AND RESET; POSITIVE-EDGE TRIGGER

FEATURES

- J,  $\bar{K}$  inputs for easy D-type flip-flop
- Toggle flip-flop or "do nothing" mode
- Output capability: standard
- I<sub>CC</sub> category: flip-flops

GENERAL DESCRIPTION

The 74HC/HCT109 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT109 are dual positive-edge triggered, JK flip-flops with individual J,  $\bar{K}$  inputs, clock (CP) inputs, set ( $\bar{S}_D$ ) and reset ( $\bar{R}_D$ ) inputs; also complementary Q and  $\bar{Q}$  outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input.

The J and  $\bar{K}$  inputs control the state changes of the flip-flops as described in the mode select function table.

The J and  $\bar{K}$  inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

The JK design allows operation as a D-type flip-flop by tying the J and  $\bar{K}$  inputs together.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay n <sub>CP</sub> to n <sub>Q</sub> , n $\bar{Q}$ n $\bar{S}_D$ to n <sub>Q</sub> , n $\bar{Q}$ n $\bar{R}_D$ to n <sub>Q</sub> , n $\bar{Q}$	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 5 V	15	17	ns
			12	14	ns
			12	15	ns
f <sub>max</sub>	maximum clock frequency		75	61	MHz
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per flip-flop	notes 1 and 2	20	22	pF

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz      C<sub>L</sub> = output load capacitance in pF  
 f<sub>o</sub> = output frequency in MHz      V<sub>CC</sub> = supply voltage in V  
 $\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
 For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V




PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	1 $\bar{R}_D$ , 2 $\bar{R}_D$	asynchronous reset-direct input (active LOW)
2, 14, 3, 13	1J, 2J, 1 $\bar{K}$ , 2 $\bar{K}$	synchronous inputs; flip-flops 1 and 2
4, 12	1CP, 2CP	clock input (LOW-to-HIGH, edge-triggered)
5, 11	1 $\bar{S}_D$ , 2 $\bar{S}_D$	asynchronous set-direct input (active LOW)
6, 10	1Q, 2Q	true flip-flop outputs
7, 9	1 $\bar{Q}$ , 2 $\bar{Q}$	complement flip-flop outputs
8	GND	ground (0 V)
16	V <sub>CC</sub>	positive supply voltage






Fig. 4 Functional diagram.

FUNCTION TABLE

OPERATING MODE	INPUTS					OUTPUTS	
	$\bar{S}_D$	$\bar{R}_D$	CP	J	$\bar{K}$	Q	$\bar{Q}$
asynchronous set	L	H	X	X	X	H	L
asynchronous reset	H	L	X	X	X	L	H
undetermined	L	L	X	X	X	H	H
toggle	H	H	↑	h	l	$\bar{q}$	q
load "0" (reset)	H	H	↑	l	l	L	H
load "1" (set)	H	H	↑	h	h	H	L
hold "no change"	H	H	↑	l	h	q	$\bar{q}$

H = HIGH voltage level  
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition  
L = LOW voltage level  
l = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition  
q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CP transition  
X = don't care  
↑ = LOW-to-HIGH CP transition




Fig. 5 Logic diagram (one flip-flop).

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: flip-flops

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> V	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.		max.		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ̄		50 18 14	175 35 30		220 44 37		265 53 45	ns	2.0 4.5 6.0	Fig. 6
t <sub>PLH</sub>	propagation delay nS <sub>D</sub> to nQ		30 11 9	120 24 20		150 30 26		180 36 31	ns	2.0 4.5 6.0	Fig. 7
t <sub>PHL</sub>	propagation delay nS <sub>D</sub> to nQ̄		41 15 12	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig. 7
t <sub>PHL</sub>	propagation delay nR <sub>D</sub> to nQ		41 15 12	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig. 7
t <sub>PLH</sub>	propagation delay nR <sub>D</sub> to nQ̄		39 14 11	170 34 29		215 43 37		255* 51 43	ns	2.0 4.5 6.0	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 6
t <sub>w</sub>	clock pulse width HIGH or LOW	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 6
t <sub>w</sub>	set or reset pulse width HIGH or LOW	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig. 7
t <sub>rem</sub>	removal time nS <sub>D</sub> , nR <sub>D</sub> to nCP	70 14 12	19 7 6		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig. 7
t <sub>su</sub>	set-up time nJ, nK̄ to nCP	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig. 6
t <sub>h</sub>	hold time nJ, nK̄ to nCP	5 5 5	0 0 0		5 5 5		5 5 5		ns	2.0 4.5 6.0	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	22 68 81		5.0 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig. 6

**74HC/HCT109**  
flip-flops

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I<sub>CC</sub> category: flip-flops

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nJ, nK	0.35
nRD	0.35
nSD	0.35
nCP	0.35

**AC CHARACTERISTICS FOR 74HCT**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT								V <sub>CC</sub> V	WAVEFORMS
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP to nQ, nQ		20	35		44		53	ns	4.5	Fig. 6
t <sub>PLH</sub>	propagation delay nSD to nQ		13	26		33		39	ns	4.5	Fig. 7
t <sub>PHL</sub>	propagation delay nSD to nQ		19	35		44		53	ns	4.5	Fig. 7
t <sub>PHL</sub>	propagation delay nRD to nQ		19	35		44		53	ns	4.5	Fig. 7
t <sub>PLH</sub>	propagation delay nRD to nQ		16	32		40		48	ns	4.5	Fig. 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig. 6
t <sub>W</sub>	clock pulse width HIGH or LOW	18	9		23		27		ns	4.5	Fig. 6
t <sub>W</sub>	set or reset pulse width HIGH or LOW	16	8		20		24		ns	4.5	Fig. 7
t <sub>rem</sub>	removal time nSD, nRD to nCP	16	8		20		24		ns	4.5	Fig. 7
t <sub>su</sub>	set-up time nJ, nK to nCP	18	8		23		27		ns	4.5	Fig. 6
t <sub>h</sub>	hold time nJ, nK to nCP	3	-3		3		3		ns	4.5	Fig. 6
f <sub>max</sub>	maximum clock pulse frequency	27	55		22		18		MHz	4.5	Fig. 6

AC WAVEFORMS




Fig. 6 Waveforms showing the clock (nCP) to output (nQ, nQ-bar) propagation delays, the clock pulse width, the nJ, nK to nCP set-up, the nCP to nJ, nK hold times, the output transition times and the maximum clock pulse frequency.

**Note to Fig. 6**  
The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 7 Waveforms showing the set (nSD-bar) and reset (nRD-bar) input to output (nQ, nQ-bar) propagation delays, the set and reset pulse widths and the nSD-bar, nRD-bar to nCP removal time.

**Note to AC waveforms**

- (1) HC :  $V_M = 50\%$ ;  $V_I = GND$  to  $V_{CC}$ .
- HCT:  $V_M = 1.3V$ ;  $V_I = GND$  to  $3V$ .