

PRELIMINARY DATA SHEET

GD74F373 OCTAL D-TYPE FLIP-FLOP WITH TRI-STATE OUTPUTS

Features


- 8 latches in a single package
- 3-State Bus driving outputs

Description

The GD74F373 contains eight latches with TRI-STATE outputs for bus-organized system application. The flip-flops appear transparent to the data when Latch Enable (G) is High. When G is low, the data that meets the setup times is latched. Data appear on the bus when the Output Control (\overline{OC}) is low. When \overline{OC} is high the bus output is in the high impedance state.

Function Table

Input			Outputs
\overline{OC}	ENABLE (G)	D	
L	H	H	L
L	H	L	H
L	L	X	Q _o (No Change)
H	X	X	Z



Recommended Operating Conditions

- Free Air Ambient Temperature 0°C to 70°C
- Supply Voltage 4.5 V to 5.5 V

Absolute Maximum Ratings

- Storage Temperature -65°C to 150°C
- Ambient Temperature Under Bias -55°C to 125°C
- Junction Temperature Under Bias -0.5°C to 175°C
- V_{CC} Voltage -0.5 V to 7.0 V
- Input Voltage -5.0 V to 7.0 V
- Input Current -30 mA to 5.0 mA
- Output Voltage -0.5 V to 5.5 V

Note: Absolute Maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

AC Characteristics

SYMBOL	PARAMETER	TEST CONDITIONS						UNIT
		TA = 25°C			TA = 0°C to 70°C			
		V _{CC} = 5.0 V C _L = 50 pF			V _{CC} = 5 V ±10% C _L = 50 pF			
	Min	Typ	Max	Min	Typ	Max		
t _{PLH} t _{PHL}	Propagation Delay D to Q	3.0 2.0	5.3 5.7	7.0 5.0	3.0 2.0	— —	8.0 6.0	ns
t _{PLH} t _{PHL}	Propagation Delay G to Q	3.0 2.0	9.0 5.2	11.5 7.0	5.0 3.0	— —	13.0 8.0	ns
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.0	5.0 5.6	11.0 7.5	2.0 2.0	— —	12.0 8.5	ns
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	4.5 3.8	6.5 5.0	1.5 1.5	— —	7.5 6.0	ns

DC Electrical Characteristics over recommended operating free-air temperature range


SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	V _{CC}	Test Circuit
V _{IH}	Input High Voltage	—————	2.0			V		
V _{IL}	Input Low Voltage	—————			0.8	V		
V _{CD}	Input Clamp Diode Voltage	I _{IN} = -18 mA			-1.2	V	Min	See Fig. 1
V _{OH}	Output High Voltage	I _{OH} = -1 mA I _{OH} = -3 mA I _{OH} = -1 mA I _{OH} = -3 mA	2.5 2.4 2.7 2.7			V	4.5 4.5 4.75 4.75	See Fig. 2
V _{OL}	Output Low Voltage	I _{OL} = 24 mA			0.5	V	Min	
I _I	Input High Current Breakdown Test	V _{IN} = 7.0 V			7.0	μA	Max	See Fig. 3
I _{IH}	Input High Current	V _{IN} = 2.7 V			5.0	μA	Max	
I _{IL}	Input Low Current	V _{IN} = 0.5 V			-0.6	μA	Max	
I _{ILK}	Input Leakage Circuit Current	V _{IN} = 4.75 V All other pins grounded			1.9	μA	0.0	See Fig. 4
I _{OLK}	Output Leakage Circuit Current	V _{OUT} = 150 mA All other pins grounded			3.75	μA	0.0	
I _{OS}	Output Short Circuit Current	V _{OUT} = 0 V	-60		-150	mA	Max	See Fig. 5
I _{OZH}	Tri-State Output Off Current (High)	V _{OUT} = 2.7 V			50	μA	Max	See Fig. 6
I _{OZL}	Tri-State Output Off Current (Low)	V _{OUT} = 0.5 V			-50	μA	Max	
I _{CCZ}	Supply Current	V _{OUT} = High Z		38	55	mA	Max	See Fig. 7

For I_{OS}, not more than one output should be shorted at a time, and duration should not exceed one second.


Recommended Operating Conditions

SYMBOL	ITEM	VALUE	UNIT
tS(H)	Setup Time, High or Low	2.0 (Ta = 25°C, V _{CC} = 5V)	ns
tS(L)	Data Before Enable G ↓	2.0 (Ta = 25°C, V _{CC} = 5V)	
tH(H)	Hold Time, High or Low	3.0 (Ta = 25°C, V _{CC} = 5V)	ns
tH(L)	Data Before Enable G ↓	3.0 (Ta = 25°C, V _{CC} = 5V)	
tW(H)	Pulse Width, CK High	7.0 (Ta = 25°C, V _{CC} = 5V)	ns


Setup Time, Hold Time and Pusle Width




Waveform of Functions




3-State Output Low Enable and Disable Times



3-State Output High Enable and Disable Times



AC Test Circuit



Input Condition

- Frequency : 1.0 MHZ
- Duty Cycle : 50%
- Rising Time : 2.5 ns
- Falling Time : 2.5 ns
- Amplitude : 0 to 3V

* Include Jig and Probe Capacitance

DC Test Circuit

FIG. 1 V_{CD} Test
(force I_{IN} and measure V_{CD})




FIG. 2 V_{OH} & V_{OL} Test
(force I_O and measure V_{OH} or V_{OL})




FIG. 3 I_I , I_{IH} & I_{IL} Test
(force V_{IN} and measure I_I , I_{IH} or I_{IL})




FIG. 5 I_{OS} Test




FIG. 4 I_{ILK} Test & I_{OLK} Test





FIG. 6 I_{OZH} & I_{OZL} Test




FIG. 7 I_{CCZ} Test

