

CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18

18-Mbit DDR-II SRAM 2-Word Burst Architecture

Features

- 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
- 300 MHz clock for high bandwidth
- 2-word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces (data transferred at 600 MHz) at 300 MHz
- Two input clocks (K and K) for precise DDR timing

 □ SRAM uses rising edges only
- Two input clocks for output data (C and \overline{C}) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- Synchronous internally self-timed writes
- DDR-II operates with 1.5 cycle read latency when the DLL is enabled
- Operates similar to a DDR-I device with 1 cycle read latency in DLL off mode
- 1.8V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4V–V_{DD})
- Available in 165-Ball FBGA package (13 x 15 x 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

Configurations

CY7C1316JV18 - 2M x 8

CY7C1916JV18 - 2M x 9

CY7C1318JV18 - 1M x 18

CY7C1320JV18 - 512K x 36

Selection Guide

Description		300 MHz	Unit
Maximum Operating Frequency		300	MHz
Maximum Operating Current	x8	610	mA
	x9	615	
	x18	655	
	x36	730	

Functional Description

The CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and CY7C1320JV18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR-II architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a one-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and \overline{C} if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with two 8-bit words in the case of CY7C1316JV18 and two 9-bit words in the case of CY7C1916JV18 that burst sequentially into or out of the device. The burst counter always starts with a '0' internally in the case of CY7C1316JV18 and CY7C1916JV18. For CY7C1318JV18 and CY7C1320JV18, the burst counter takes in the least significant bit of the external address and bursts two 18-bit words (in the case of CY7C1318JV18) of two 36-bit words (in the case of CY7C1320JV18) sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need to capture data separately from each individual DDR SRAM in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility.


All synchronous inputs pass through input registers controlled by the K or \overline{K} input clocks. All data outputs pass through output registers controlled by the C or \overline{C} (or K or \overline{K} in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Cypress Semiconductor Corporation


Document Number: 001-15271 Rev. *B



Logic Block Diagram (CY7C1316JV18)




Logic Block Diagram (CY7C1916JV18)






Logic Block Diagram (CY7C1318JV18)



Logic Block Diagram (CY7C1320JV18)





Pin Configuration

The pin configuration for CY7C1316JV18, CY7C1318JV18, and CY7C1320JV18 follow. $\[^{1}\]$

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1316JV18 (2M x 8)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NWS ₁	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	NC	NC	Α	NC/288M	K	NWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V _{SS}	А	Α	А	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V_{SS}	V _{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
М	NC	NC	NC	V _{SS}	V_{SS}	V _{SS}	V_{SS}	V _{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	А	А	Α	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	Α	А	С	Α	Α	NC	NC	NC
R	TDO	TCK	Α	Α	Α	C	А	Α	Α	TMS	TDI

CY7C1916JV18 (2M x 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NC	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	NC	NC	А	NC/288M	K	BWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V_{SS}	А	Α	Α	V _{SS}	NC	NC	NC
D	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
М	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	Α	Α	А	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	А	Α	С	А	Α	NC	NC	DQ8
R	TDO	TCK	Α	А	Α	C	А	Α	Α	TMS	TDI

Document Number: 001-15271 Rev. *B Page 4 of 26

Note
1. NC/36M, NC/72M, NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



Pin Configuration

The pin configuration for CY7C1316JV18, CY7C1318JV18, and CY7C1320JV18 follow. [1] (continued)

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1318JV18 (1M x 18)

1 2 3 4 5 6 7 8 9 10 11 $\overline{\mathsf{CQ}}$ NC/72M R/W K NC/36M Α BWS₁ NC/144M LD Α CQ DQ9 NC Α NC/288M NC В NC Κ BWS₀ NC DQ8 С NC NC NC Α0 Α V_{SS} NC DQ7 NC V_{SS} Α D NC NC DQ10 NC NC NC V_{SS} V_{SS} V_{SS} V_{SS} V_{SS} DQ11 Ε NC NC NC NC V_{DDQ} V_{SS} V_{SS} V_{SS} V_{DDQ} DQ6 F NC DQ12 NC NC NC DQ5 V_{DD} V_{DDQ} V_{DD} V_{SS} V_{DDQ} NC NC DQ13 NC NC NC G V_{DD} V_{SS} V_{DD} V_{DDQ} V_{DDQ} DOFF V_{DDQ} V_{DD} V_{DD} V_{DDQ} Н V_{REF} V_{DDQ} V_{SS} V_{DDQ} V_{REF} ZQ J NC NC NC DQ4 NC V_{DD} V_{SS} V_{DD} NC V_{DDQ} V_{DDQ} Κ NC NC DQ14 V_{DD} V_{SS} V_{DD} V_{DDQ} NC D3 DQ3 V_{DDQ} L NC DQ15 NC V_{SS} NC NC DQ2 V_{DDQ} V_{SS} V_{SS} V_{DDQ} NC NC М NC V_{SS} NC DQ1 NC V_{SS} V_{SS} V_{SS} V_{SS} NC NC Ν NC DQ16 NC NC V_{SS} Α Α Α V_{SS} Ρ NC DQ17 Α С NC NC NC Α DQ0 С TDO **TCK** Α Α Α Α Α **TMS** TDI R

CY7C1320JV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	NC/36M	R/W	BWS ₂	K	BWS ₁	LD	Α	NC/72M	CQ
В	NC	DQ27	DQ18	Α	BWS ₃	K	BWS ₀	А	NC	NC	DQ8
С	NC	NC	DQ28	V_{SS}	Α	A0	А	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	Α	Α	Α	V_{SS}	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	TCK	Α	Α	Α	С	Α	Α	Α	TMS	TDI

Document Number: 001-15271 Rev. *B Page 5 of 26



Pin Definitions


Pin Name	Ю	Pin Description
DQ _[x:0]	Input Output- Synchronous	Data Input Output Signals. Sampled on the rising edge of K and \overline{K} clocks during valid write operations. These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the C and \overline{C} clocks during read operations or K and \overline{K} when in single clock mode. When read access is deselected, $Q_{[x:0]}$ are automatically tri-stated. CY7C1316JV18 – $DQ_{[7:0]}$ CY7C1916JV18 – $DQ_{[8:0]}$ CY7C1318JV18 – $DQ_{[17:0]}$ CY7C1320JV18 – $DQ_{[35:0]}$
LD	Input- Synchronous	Synchronous Load . This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data.
NWS ₀ , NWS ₁	Input- Synchronous	
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte Write Select 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the Write operations. Bytes not written remain unaltered. CY7C1916JV18 – $\overline{BWS_0}$ controls $D_{[8:0]}$ CY7C1318JV18 – $\overline{BWS_0}$ controls $D_{[8:0]}$ and $\overline{BWS_1}$ controls $D_{[17:9]}$. CY7C1320JV18 – $\overline{BWS_0}$ controls $D_{[8:0]}$, $\overline{BWS_1}$ controls $D_{[17:9]}$, $\overline{BWS_2}$ controls $D_{[26:18]}$ and $\overline{BWS_3}$ controls $D_{[35:27]}$. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A, A0	Input- Synchronous	Address Inputs. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M x 8 (2 arrays each of 1M x 8) for CY7C1316JV18 and 2M x 9 (2 arrays each of 1M x 9) for CY7C1916JV18, 1M x 18 (2 arrays each of 512K x 18) for CY7C1318JV18, and 512K x 36 (2 arrays each of 256K x 36) for CY7C1320JV18. CY7C1316JV18 – Because the least significant bit of the address internally is a '0', only 20 external address inputs are needed to access the entire memory array. CY7C1916JV18 – Because the least significant bit of the address internally is a '0', only 20 external address inputs are needed to access the entire memory array. CY7C1318JV18 – A0 is the input to the burst counter. These are incremented internally in a linear fashion. 20 address inputs are needed to access the entire memory array. CY7C1320JV18 – A0 is the input to the burst counter. These are incremented internally in a linear fashion. 19 address inputs are needed to access the entire memory array. All the address inputs are ignored when the appropriate port is deselected.
R/W	Input- Synchronous	Synchronous Read/Write Input. When \overline{LD} is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for the loaded address. R/W must meet the setup and hold times around the edge of K.
С	Input Clock	Positive Input Clock for Output Data. C is used in conjunction with \overline{C} to clock out the read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for more information.
С	Input Clock	Negative Input Clock for Output Data . \overline{C} is used in conjunction with C to clock out the read data from the device. C and \overline{C} can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for more information.
К	Input Clock	Positive Input Clock Input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
K	Input Clock	Negative Input Clock Input. \overline{K} is used to capture synchronous data being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.



Pin Definitions (continued)

Pin Name	Ю	Pin Description
CQ	Output Clock	CQ is Referenced with Respect to C . This is a free running clock and is synchronized to the input clock for output data (C) of the DDR-II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 22.
CQ	Output Clock	CQ is Referenced with Respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR-II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 22.
ZQ	Input	Output Impedance Matching Input . This input is used to tune the device outputs to the system data bus impedance. CQ, \overline{CQ} , and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	DLL Turn Off – Active LOW. Connecting this pin to ground turns off the DLL inside the device. The timing in the DLL turned off operation is different from that listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 Kohm or less pull up resistor. The device behaves in DDR-I mode when the DLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR-I timing.
TDO	Output	TDO for JTAG.
TCK	Input	TCK Pin for JTAG.
TDI	Input	TDI Pin for JTAG.
TMS	Input	TMS Pin for JTAG.
NC	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/36M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/72M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	N/A	Not Connected to the Die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V_{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V _{SS}	Ground	Ground for the Device.
V_{DDQ}	Power Supply	Power Supply Inputs for the Outputs of the Device.

Document Number: 001-15271 Rev. *B Page 7 of 26





Functional Overview

The CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and CY7C1320JV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to $V_{\rm SS}$ the device behaves in DDR-I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/C, or K/K when in single clock mode).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ pass through output_registers controlled by the rising edge of the output clocks (C/C, or K/K when in single-clock mode).

All synchronous control (R/ \overline{W} , \overline{LD} , $\overline{BWS}_{[0:X]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1318JV18 is described in the following sections. The same basic descriptions apply to CY7C1316JV18, CY7C1916JV18, and CY7C1320JV18.

Read Operations

The CY7C1318JV18 is organized internally as two arrays of 512K x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise, the corresponding 18-bit word of data from this address location is driven onto Q[17:0], using C as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the output clock (C or \overline{C} , or K and K when in single clock mode, 200 MHz and 250 MHz device). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

The CY7C1318JV18 first completes the pending read transactions, when read access is deselected. Synchronous internal circuitry automatically tri-states the output following the next rising edge of the positive output clock (C). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting R/W LOW and \overline{LD} LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register and the least significant bit of the address is presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the 18-bit write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the infor-

mation presented to $D_{[17:0]}$ is also stored into the write data register, provided $BWS_{[1:0]}$ are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K).

When Write access is deselected, the device ignores all inputs after the pending write operations are completed.

Byte Write Operations

Byte write operations are supported by the CY7C1318JV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS_0 and BWS_1 , which are sampled with each set of 18-bit data words. Asserting the byte write select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read/modify/write operations to a byte write operation.

Single Clock Mode

The CY7C1318JV18 can be used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and \overline{K}) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/ \overline{C} clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and \overline{C} HIGH at power on. This function is a strap option and not alterable during device operation.

DDR Operation

The CY7C1318JV18 enables high-performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. The CY7C1318JV18 requires a single No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications may require a second NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

Depth Expansion

Depth expansion requires replicating the \overline{LD} control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output

Document Number: 001-15271 Rev. *B Page 8 of 26



driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 15\%$ is between 175Ω and 350Ω , with $V_{DDQ} = 1.5V$. The output impedance is adjusted every 1024 cycles at power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR-II to simplify data capture on high-speed systems. Two echo clocks are generated by the DDR-II. CQ is referenced with respect to C and CQ is referenced with respect to \overline{C} . These are free running clocks and are synchronized to the output clock of the DDR-II. In the single clock mode, CQ is generated with respect to \overline{K} . The timing for the echo clocks is shown in Switching Characteristics on page 22.


DLL

These chips use a Delay Lock Loop (DLL) that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the DLL is locked after 1024 cycles of stable clock. The DLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary for the to specifically reset the DLL to lock it to the desired frequency. The DLL automatically locks 1024 clock cycles after a stable clock is presented. The DLL may be disabled by applying ground to the DOFF pin. When the DLL is turned off, the device behaves in DDR-I mode (with one cycle latency and a longer access time). For information refer to the application note DLL Considerations in QDRIITM/DDRII.

Application Example

Figure 1 shows two DDR-II used in an application.

Figure 1. Application Example



[+] Feedback



Truth Table

The truth table for the CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and CY7C1320JV18 follows. [2, 3, 4, 5, 6, 7]

Operation	K	LD	R/W	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges.	L-H	L	L	D(A1) at K(t + 1) ↑	D(A2) at $\overline{K}(t + 1) \uparrow$
Read Cycle: Load address; wait one and a half cycle; read data on consecutive C and C rising edges.	L-H	L	Н	Q(A1) at $\overline{C}(t + 1)$	Q(A2) at C(t + 2) 1
NOP: No Operation	L-H	Н	Х	High-Z	High-Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State

Burst Address Table

(CY7C1318JV18, CY7C1320JV18)

First Address (External)	Second Address (Internal)
XX0	XX1
XX1	XX0

Write Cycle Descriptions

The write cycle description table for CY7C1316JV18 and CY7C1318JV18 follows. [2, 8]

BWS ₀ / NWS ₀	BWS ₁ / NWS ₁	К	ĸ	Comments
L	L	L–H	-	During the data portion of a write sequence: CY7C1316JV18 – both nibbles ($D_{[7:0]}$) are written into the device. CY7C1318JV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	-	L-H	During the data portion of a write sequence: CY7C1316JV18 – both nibbles ($D_{[7:0]}$) are written into the device. CY7C1318JV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	Н	L–H	_	During the data portion of a write sequence: CY7C1316JV18 – only the lower nibble ($D_{[3:0]}$) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1318JV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	1		During the data portion of a write sequence: CY7C1316JV18 – only the lower nibble $(D_{[3:0]})$ is written into the device, $D_{[7:4]}$ remains unaltered. CY7C1318JV18 – only the lower byte $(D_{[8:0]})$ is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	_	During the data portion of a write sequence: CY7C1316JV18 – only the upper nibble ($D_{[7:4]}$) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1318JV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	1	L–H	During the data portion of a write sequence: CY7C1316JV18 – only the upper nibble ($D_{[7:4]}$) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C1318JV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	-	No data is written into the devices during this portion of a write operation.
Н	Н	_	L–H	No data is written into the devices during this portion of a write operation.

Notes

- 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- Device powers up deselected with the outputs in a tri-state condition.
 On CY7C1318JV18 and CY7C1320JV18, "A1" represents address location latched by the devices when transaction was initiated and "A2" represents the addresses sequence in the burst. On CY7C1316JV18 and CY7C1916JV18, "A1" represents A + '0' and "A2" represents A + '1'.
- 5. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- 6. Data inputs are registered at K and \overline{K} rising edges. Data outputs are delivered on C and \overline{C} rising edges, except when in single clock mode.

 7. It is recommended that K = \overline{K} and C = \overline{C} = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging
- Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. $\overline{\text{NWS}}_0$, $\overline{\text{NWS}}_1$, $\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$, and $\overline{\text{BWS}}_3$ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Document Number: 001-15271 Rev. *B Page 10 of 26



Write Cycle Descriptions

The write cycle description table for CY7C1916JV18 follows. [2, 8]

BWS ₀	K	K	Comments
L	L–H	ı	During the Data portion of a write sequence, the single byte (D _[8:0]) is written into the device.
L	-	L–H	During the Data portion of a write sequence, the single byte (D _[8:0]) is written into the device.
Н	L–H	-	No data is written into the device during this portion of a write operation.
Н	-	L–H	No data is written into the device during this portion of a write operation.

Write Cycle DescriptionsThe write cycle description table for CY7C1320JV18 follows. ^[2, 8]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	K	Comments			
L	L	L	L	L–H	-	During the Data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.			
L	L	L	L	-	L–H	During the Data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.			
L	Н	Н	Н	L–H	-	During the Data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.			
L	Н	Н	Н	-	L–H	During the Data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.			
Н	L	Н	Н	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.			
Н	L	Н	Н	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.			
Н	Н	L	Н	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.			
Н	Н	L	Н	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.			
Н	Н	Н	L	L–H	-	During the Data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.			
Н	Н	Н	L	-	L–H	During the Data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.			
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.			
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.			

Document Number: 001-15271 Rev. *B Page 11 of 26



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

Document Number: 001-15271 Rev. *B Page 12 of 26



CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is given a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and $\overline{\text{CK}}$ captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram

The state diagram for the TAP controller follows. [9]




Note

^{9.} The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range [10, 11, 12]

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = −2.0 mA	1.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	1.6		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and Output Load Current	$GND \le V_I \le V_{DD}$	- 5	5	μΑ

Notes

^{10.} These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.

^{11.} Overshoot: $V_{IH}(AC) < V_{DDQ} + 0.85V$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL}(AC) > -1.5V$ (Pulse width less than $t_{CYC}/2$). 12. All Voltage referenced to Ground.



TAP AC Switching CharacteristicsOver the Operating Range [13, 14]

Parameter	Description	Min	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH	20		ns
t _{TL}	TCK Clock LOW	20		ns
Setup Times				
t _{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t _{CS}	Capture Setup to TCK Rise	5		ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise	5		ns
Output Times	3	•	•	
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions

Figure 2 shows the TAP timing and test conditions. [14]

0.9V ALL INPUT PULSES 50Ω TDO -0V $Z_0 = 50\Omega$ $C_{L} = 20 \text{ pF}$ (a) GND **Test Clock** TCK t_{TMSS} Test Mode Select TMS t_{TDIS} t_{TDIH} Test Data In TDI Test Data Out TDO

Figure 2. TAP Timing and Test Conditions

13. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 14. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.



Identification Register Definitions

Instruction Field		Va	lue		Description
msu action i leia	CY7C1316JV18	CY7C1916JV18	CY7C1318JV18	CY7C1320JV18	Description
Revision Number (31:29)	001	001	001	001	Version number.
Cypress Device ID (28:12)	11010100010000101	11010100010001101	11010100010010101	11010100010100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Document Number: 001-15271 Rev. *B

[+] Feedback

Page 17 of 26



Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
	10G
28	
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	1H
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1J

Bit #	Bump ID
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R



Power Up Sequence in DDR-II SRAM

DDR-II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. During power up, when the DOFF is tied HIGH, the DLL is locked after 1024 cycles of stable clock.


Power Up Sequence

- Apply power and drive DOFF LOW (all other inputs can be HIGH or LOW)
 - □ Apply V_{DD} before V_{DDQ}
 - $\ \square$ Apply V_{DDQ} before V_{REF} or at the same time as V_{REF}
- After the power and clock (K, \overline{K}) are stable take \overline{DOFF} HIGH
- The additional 1024 cycles of clocks are required for the DLL to lock.

DLL Constraints

- DLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}.
- The DLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the DLL is enabled, then the DLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 1024 cycles stable clock to relock to the desired clock frequency.

Power Up Waveforms





CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18

Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. User guidelines are not tested.

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.... -10°C to +85°C Supply Voltage on V_{DD} Relative to GND-0.5V to +2.9V Supply Voltage on V_{DDQ} Relative to GND......–0.5V to + V_{DD} DC Applied to Outputs in High-Z-0.5V to V_{DDQ} + 0.3V DC Input Voltage [11]......-0.5V to V_{DD} + 0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, M 3015)	>2001V
Latch up Current	200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD} ^[15]	V _{DDQ} [15]
Commercial	0°C to +70°C	1.8 ± 0.1V	1.4V to
Industrial	–40°C to +85°C		V_{DD}

Electrical Characteristics

DC Electrical Characteristics

Over the Operating Range [12]

Parameter	Description	Test Conditions		Min	Тур	Max	Unit
V_{DD}	Power Supply Voltage			1.7	1.8	1.9	V
V_{DDQ}	IO Supply Voltage			1.4	1.5	V_{DD}	V
V _{OH}	Output HIGH Voltage	Note 16		V _{DDQ} /2 – 0.12		$V_{DDQ}/2 + 0.12$	V
V_{OL}	Output LOW Voltage	Note 17		$V_{DDQ}/2 - 0.12$		$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output HIGH Voltage	I _{OH} = -0.1 mA, Nominal Impeda	ance	V _{DDQ} – 0.2		V_{DDQ}	V
V _{OL(LOW)}	Output LOW Voltage	I _{OL} = 0.1 mA, Nominal Impedar	nce	V _{SS}		0.2	V
V_{IH}	Input HIGH Voltage			V _{REF} + 0.1		V _{DDQ} + 0.3	V
V_{IL}	Input LOW Voltage			-0.3		V _{REF} – 0.1	V
I _X	Input Leakage Current	$GND \le V_I \le V_{DDQ}$		- 5		5	μΑ
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DDQ.} Output Disabled		-5		5	μΑ
V_{REF}	Input Reference Voltage [18]	Typical Value = 0.75V		0.68	0.75	0.95	V
I _{DD}	V _{DD} Operating Supply	V _{DD} = Max,	(x8)			610	mΑ
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	(x9)			615	
		I - IMAX - I/CYC	(x18)			655	
			(x36)			730	
I _{SB1}	Automatic Power down	Max V _{DD} ,	(x8)			200	mΑ
	Current	Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$, Inputs Static	(x9)			200	
			(x18)			230	
		(x36				295	

AC Electrical Characteristics

Over the Operating Range [11]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{IH}	Input HIGH Voltage		V _{REF} + 0.2	_	-	٧
V_{IL}	Input LOW Voltage		_	_	V _{REF} - 0.2	V

- 15. Power up: assumes a linear ramp from 0V to V_{DD}(min) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.

- 16. Outputs are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$. 17. Outputs are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$. 18. $V_{REF}(min) = 0.68V$ or $0.46V_{DDQ}$, whichever is larger, $V_{REF}(max) = 0.95V$ or $0.54V_{DDQ}$, whichever is smaller.

Document Number: 001-15271 Rev. *B Page 20 of 26



Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C$, $f = 1$ MHz, $V_{DD} = 1.8V$, $V_{DDQ} = 1.5V$	5	pF
C _{CLK}	Clock Input Capacitance		6	pF
Co	Output Capacitance		7	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with EIA/JESD51.	28.51	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		5.91	°C/W

AC Test Loads and Waveforms



Notes

Document Number: 001-15271 Rev. *B

[+] Feedback

Page 21 of 26

Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V_{REF} = 0.75V, RQ = 250Ω, V_{DDQ} = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC Test Loads and Waveforms.



Switching Characteristics

Over the Operating Range [19]

Cypress	Consortium			300 MHz		
Parameter Parameter				Max	Unit	
t _{POWER}		V _{DD} (Typical) to the first Access ^[20]	1	_	ms	
t _{CYC}	t _{KHKH}	K Clock and C Clock Cycle Time	3.30	8.4	ns	
t _{KH}	t _{KHKL}	Input Clock (K/K and C/C) HIGH	1.32	_	ns	
t _{KL}	t _{KLKH}	nput Clock (K/ \overline{K} and C/ \overline{C}) LOW 1.3		_	ns	
t _{KHK} H	t _{KHK} H	K Clock Rise to \overline{K} Clock Rise and C to \overline{C} Rise (rising edge to rising edge)	1.49	_	ns	
t _{KHCH}	t _{KHCH}	$\overline{\text{K/K}}$ Clock Rise to $\overline{\text{C/C}}$ Clock Rise (rising edge to rising edge)	0.00	1.45	ns	
Setup Tim	es					
t _{SA}	t _{AVKH}	Address Setup to K Clock Rise	0.4	_	ns	
t _{SC}	t _{IVKH}	ontrol Setup to Clock (K, \overline{K}) Rise (\overline{LD} , R/\overline{W})		_	ns	
t _{SCDDR}	t _{IVKH}	Double Data Rate Control Setup to Clock (K, \overline{K}) Rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)	0.3	_	ns	
t _{SD}	t _{DVKH}	$D_{[X:0]}$ Setup to Clock (K and \overline{K}) Rise	0.3	_	ns	
Hold Time	S					
t _{HA}	t _{KHAX}	Address Hold after Clock (K and \overline{K}) Rise 0.		-	ns	
t _{HC}	t _{KHIX}	Control Hold after Clock (K and \overline{K}) Rise (\overline{LD} , R/ \overline{W})		_	ns	
t _{HCDDR}	t _{KHIX}	Double Data Rate Control Hold after Clock (K and \overline{K}) Rise (\overline{BWS}_0 , \overline{BWS}_1 , \overline{BWS}_2 , \overline{BWS}_3)		-	ns	
t _{HD}	t _{KHDX}	$D_{[X:0]}$ Hold after Clock (K and \overline{K}) Rise		-	ns	
Output Tin	nes					
t _{CO}	t _{CHQV}	C/\overline{C} Clock Rise (or K/\overline{K} in single clock mode) to Data Valid	_	0.45	ns	
t _{DOH}	t _{CHQX}	Data Output Hold after Output C/C Clock Rise (Active to Active)	-0.45	_	ns	
t _{CCQO}	t _{CHCQV}	C/C Clock Rise to Echo Clock Valid	_	0.45	ns	
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after C/C Clock Rise	-0.45	_	ns	
t _{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	_	0.27	ns	
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.27	_	ns	
t _{CQH}	t _{CQHCQL}	Output Clock (CQ/CQ) HIGH [21]	1.24	-	ns	
t _{CQH} CQH	t _{CQH} CQH	CQ Clock Rise to CQ Clock Rise (rising edge to rising edge) [21]		_	ns	
t _{CHZ}	t _{CHQZ}	Clock (C and \overline{C}) Rise to High-Z (Active to High-Z) [22, 23]		0.45	ns	
t _{CLZ}	t _{CHQX1}	Clock (C and \overline{C}) Rise to Low-Z [22, 23] -0.45 $-$				
DLL Timing						
t _{KC Var}	t _{KC Var}	Clock Phase Jitter –		0.20	ns	
t _{KC lock}	t _{KC lock}	DLL Lock Time (K, C)			Cycles	
t _{KC Reset}	t _{KC Reset}	K Static to DLL Reset 3			ns	


Notes

This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD} minimum initially before a read or write operation can be initiated.
 These parameters are extrapolated from the input timing parameters (t_{KHKH} - 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t_{KC Var}) is already included in the t_{KHKH}). These parameters are only guaranteed by design and are not tested in production.
 t_{CHZ}, t_{CLZ} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms. Transition is measured ±100 mV from steady-state voltage.
 At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.



Switching Waveforms

Figure 3. Read/Write/Deselect Sequence [24, 25, 26]



Notes

^{24.} Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

^{25.} Outputs are disabled (High-Z) one clock cycle after a NOP.

^{26.} In this example, if address A2 = A1, then data D20 = Q10 and D21 = Q11. Write data is forwarded immediately as read results. This note applies to the whole diagram.



Ordering Information


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
300	CY7C1316JV18-300BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1916JV18-300BZC			
	CY7C1318JV18-300BZC			
	CY7C1320JV18-300BZC			
	CY7C1316JV18-300BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1916JV18-300BZXC			
	CY7C1318JV18-300BZXC			
	CY7C1320JV18-300BZXC			
	CY7C1316JV18-300BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1916JV18-300BZI			
	CY7C1318JV18-300BZI			
	CY7C1320JV18-300BZI			
	CY7C1316JV18-300BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1916JV18-300BZXI			
	CY7C1318JV18-300BZXI			
	CY7C1320JV18-300BZXI			



Package Diagram

Figure 4. 165-ball FBGA (13 x 15 x 1.40 mm), 51-85180



Page 25 of 26



Document History Page

Burst A	Document Title: CY7C1316JV18/CY7C1916JV18/CY7C1318JV18/CY7C1320JV18, 18-Mbit DDR-II SRAM 2-Word Burst Architecture Document Number: 001-15271				
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE	
**	1103944	See ECN	VKN/KKVTMP	New data sheet	
*A	1423243	See ECN	VKN/AESA	Converted from preliminary to final Removed 250MHz and 200MHz Updated I _{DD} /I _{SB} specs Changed DLL minimum operating frequency from 80MHz to 120MHz Changed t _{CYC} max spec to 8.4ns	
*B	2189567	See ECN	VKN/AESA	Minor Change-Moved to the external web	

© Cypress Semiconductor Corporation, 2007-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-15271 Rev. *B

Revised March 10, 2008

Page 26 of 26

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.