CD54AC74/3A CD54ACT74/3A


Dual D-type Flip-Flop with Set and Reset

The RCA CD54AC74/3A and CD54ACT74/3A are dual D-type, positive-edge-triggered flip-flops that utilize the new RCA ADVANCED CMOS LOGIC technology. These flip-flops have independent DATA , $\overline{\text{SET}}$, $\overline{\text{RESET}}$, and CLOCK inputs and Q and $\overline{\text{Q}}$ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. $\overline{\text{SET}}$ and $\overline{\text{RESET}}$ are independent of the clock and are accomplished by a low level at the appropriate input.

The CD54AC74/3A and CD54ACT74/3A are supplied in 14-lead dual-in-line ceramic packages (F suffix).

Package Specifications

(See Section 11, Fig. 10)



FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT

Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)

				AMBIENT TEMPERATURE (T,) - °C				
CHARACTERISTICS	TEST CO	NDITIONS	Vcc	+25 -55		-55 to +125		UNITS
	V, (V)	l _o (mA)	(V)	MIN.	MAX.	MIN.	MAX.	
Quiescent Supply Current (FF) I _{cc}	V _{cc} or GND	0	5.5	_	4•	_	80•	μΑ

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
D	0.53
₽, S	0.58
CP	1

*Unit load is ∆I_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25°C.

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static		STATIC BURN-	IN I	STATIC BURN-IN II		
	OPEN	GROUND	V _{cc} (6V)	OPEN	GROUND	V _{cc} (6V)
CD54AC/ACT74	5,6,8,9	1-4,7,10-13	14	5,6,9	7	1-4,10-14
Dynamic	OPEN	GROUND	1/2 V _{cc} (3V)	V _{cc} (6V)	OSCILLATOR	
Dynamic	O/ EI	GNOOND			50 kHz	25 kHz
CD54AC/ACT74	_	7	5,6,8,9	1,4,10,13,14	3,11	2,12

NOTE: Each pin except Voc and Gnd will have a resistor of 2k-47k ohms.

CD54AC74/3A CD54ACT74/3A

SWITCHING CHARACTERISTICS: AC Series; t,, t, = 3 ns, C_L = 50 pF (Worst Case)

CHARACTERISTICS	SYMBOL	V _{cc} (V)	-55 to		
			MIN.	MAX.	UNITS
Propagation Delays, CP to Q , \overline{Q}	tpLH tpHL	1.5 3.3* 5†	- 4.2 3	125 14 10•	ns
R, S to Q, $\overline{\mathbb{Q}}$	t _{PLH}	1.5 3.3 5	4.4 3.15	132 14.7 10.5•	ns
	t _{PHL}	1.5 3.3 5	 4.8 3.4	144 16.1 11.5•	ns
Power Dissipation Capacitance	C _{PD} §	_	55 Typ.		pF
Input Capacitance	Cı	_	_	10	pF

SWITCHING CHARACTERISTICS: ACT Series; t,, t, = 3 ns, C, = 50 pF (Worst Case)

CHARACTERISTICS	SYMBOL	V _{cc} (V)	-55 to		
			MIN.	MAX.	UNITS
Propagation Delays, CP to Q, Q	t _{PLH} t _{PHI.}	5†	2.9	9.5•	ns
R̄, S̄ to Q	t _{PLH}	5	3.5	11.5•	ns
	t _{PHL}	5	3.8	12.5∙	
Power Dissipation Capacitance	C _{PD} §		55 Typ.		pF
Input Capacitance	Cı	_	_	10	pF

*3.3 V: min. is @ 3.6 V

max. is @ 3 V

†5 V: min. is @ 5.5 V max. is @ 4.5 V §C_{PD} is used to determine the dynamic power consumption, per flip-flop.

For AC, $P_D = C_{PD} V_{CC^2} f_i + \Sigma (C_L V_{CC}^2 f_o)$ For ACT, $P_D = C_{PD} V_{CC^2} f_i + \Sigma (C_L V_{CC}^2 f_o) + V_{CC} \Delta I_{CC}$ where

 $f_i = input frequency$ f_o = output frequency

C_L = output load capacitance


C = supply voltage

(Limits with black dots (•) are tested 100%.)

Quad 2-Input Exclusive-OR Gate

CD54AC86/3A CD54ACT86/3A

The RCA CD54AC86/3A and CD54ACT86/3A are quad 2input Exclusive-OR gates that utilize the new RCA ADVANCED CMOS LOGIC technology. The CD54AC86/3A and CD54ACT86/3A are supplied in 14-lead dual-in-line ceramic packages (F suffix). The CD74AC86/3A and CD54ACT86/3A are supplied in 14-lead dual-in-line plastic packages (E suffix) and in 14-lead dual-in-line small-outline plastic packages (M suffix).



Package Specifications

See Section 11, Fig. 10

FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT