

256K × 8 CMOS STATIC RAM


GENERAL DESCRIPTION

The W24B02 is a normal-speed, very low-power CMOS static RAM organized as 262144 x 8 bits that operates on a wide voltage range from 2.7V to 3.6V power supply. The W24B02, W24B02-LE and W24B02-LI, can meet the requirement of various operating temperature. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- Low power consumption
- Access time: 55/70 nS
- 2.7V to 3.6V supply voltage
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 1.5V (min.)
- Available packages: TFBGA and 32-pin Type one TSOP (8 x 13.4 mm and 8 x 20 mm)

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A17	Address Inputs
I/O1 – I/O8	Data Inputs/Outputs
#CS	Chip Select Input
#WE	Write Enable Input
#OE	Output Enable Input
VDD	Power Supply
VSS	Ground
NC	No Connection



TRUTH TABLE

#CS	#OE	#WE	MODE	I/O1 - I/O8	VDD CURRENT
H	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	Output Disable	High Z	IDD
L	L	H	2 Bytes Read	DOUT	IDD
L	L	H	Lower Byte Read	DOUT	IDD
L	L	H	Upper Byte Read	High Z	IDD
L	X	L	2 Bytes Write	DIN	IDD
L	X	L	Lower Byte Write	DIN	IDD
L	X	L	Upper Byte Write	High Z	IDD
X	X	X	Not Selected	High Z	ISB, ISB1

DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to VSS Potential	-0.5 to +4.6	V
Input/Output to VSS Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	LE	-20 to 85
	LI	-40 to 85

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Operating Characteristics

(VSS = 0V; TA (°C) = -20 to 85 for LE, -40 to 85 for LI)

PARAMETER	SYM.	TEST CONDITIONS	W24B02		UNIT
			MIN.	MAX.	
Operating Power Voltage	VDD	-	2.7	3.6	V
Input Low Voltage	VIL	-	-0.2	+0.4	V
Input High Voltage	VIH	-	+2.2	VDD +0.3	V
Input Leakage Current	ILI	VIN = VSS to VDD	-1	+1	μA
Output Leakage Current	ILO	VIO = VSS to VDD; #CS = VIH (min.) or #OE = VIH (min.) or #WE = VIL (max.)	-1	+1	μA
Output Low Voltage	VOL	IOL = +0.1 mA	-	0.4	V

Preliminary W24B02



Operating Characteristics, continued

PARAMETER	SYM.	TEST CONDITIONS	W24B02		UNIT
			MIN.	MAX.	
Output High Voltage	VOH	IOH = -1.0 mA	2.4	-	V
Operating Power Supply Current	IDD	#CS = VIL (max.), I/O = 0 mA; Cycle = min. Duty = 100%	-	20	mA
Standby Power Supply Current	ISB	#CS = VIH (min.)	-	0.3	mA
	ISB1	#CS ≥ VDD - 0.2V	-	5	μA

CAPACITANCE

(TA = 25° C, f = 1 MHz)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	8	pF
Input/Output Capacitance	C _{I/O}	VOUT = 0V	10	pF


Note: These parameters are sampled but not 100% tested.

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	See the drawing below

AC Test Loads and Waveform



Preliminary W24B02



AC Characteristics, continued

(V_{SS} = 0V; T_A (°C) = -20 to 85 for LE, -40 to 85 for LI)

Read Cycle

PARAMETER	SYM.	W24B02-55		W24B02-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	55	-	70	-	nS
Address Access Time	TAA	-	55	-	70	nS
Chip Select Access Time	TACS	-	55	-	70	nS
Output Enable to Output Valid	TAOE	-	35	-	35	nS
Chip Selection to Output in Low Z	TCLZ*	10	-	10	-	nS
Output Enable to Output in Low Z	TOLZ*	5	-	5	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	25	-	30	nS
Output Disable to Output in High Z	TOHZ*	-	25	-	30	nS
Output Hold from Address Change	TOH	10	-	10	-	nS

*These parameters are sampled but not 100% tested

Write Cycle

PARAMETER	SYM.	W24B02-55		W24B02-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	TWC	55	-	70	-	nS
Chip Selection to End of Write	TCW	45	-	60	-	nS
Address Valid to End of Write	TAW	45	-	60	-	nS
Address Setup Time	TAS	0	-	0	-	nS
Write Pulse Width	TWP	45	-	55	-	nS
Write Recovery Time	#CS, #WE	TWR	0	-	0	nS
Data Valid to End of Write	TDW	40	-	40	-	nS
Data Hold from End of Write	TDH	0	-	0	-	nS
Write to Output in High Z	TWHZ*	-	25	-	30	nS
Output Disable to Output in High Z	TOHZ*	-	25	-	30	nS
Output Active from End of Write	TOW	5	-	5	-	nS


*These parameters are sampled but not 100% tested



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)



Read Cycle 2


(Chip Select Controlled, #OE = VIL, #WE = VIH)






Timing Waveforms, continued

Read Cycle 3



Write Cycle 1


(#OE Clock)





Timing Waveforms, continued

Write Cycle 2 (#OE = VIL Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.




DATA RETENTION CHARACTERISTICS

(TA (°C) = -20 to 85 for LE; -40 to 85 for LI)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VDD for Data Retention	VDR	#CS ≥ VDD - 0.2V	1.5	-	-	V
Data Retention Current	I _{DDDR}	#CS ≥ VDD - 0.2V, VDD = 3.0V	-	-	5	μA
Chip Deselect to Data Retention Time	T _{CDR}	See data retention waveform	0	-	-	nS
Operation Recovery Time	T _R		T _{RC} *	-	-	nS

* Read Cycle Time

DATA RETENTION WAVEFORM



ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	OPERATING VOLTAGE (V) STANDBY CURRENT (μA)	OPERATING TEMPERATURE (°C)	PACKAGE
W24B02B-70LE	70	3V/5 μA	-20 to 85	TFBGA
W24B02Q-70LE	70	3V/5 μA	-20 to 85	TSOP I (8 x 13.4 mm)
W24B02T-70LE	70	3V/5 μA	-20 to 85	TSOP I (8 x 20 mm)
W24B02B-70LI	70	3V/5 μA	-40 to 85	TFBGA
W24B02Q-70LI	70	3V/5 μA	-40 to 85	TSOP I (8 x 13.4 mm)
W24B02T-70LI	70	3V/5 μA	-40 to 85	TSOP I (8 x 20 mm)
W24B02B-55LE	55	3V/5 μA	-20 to 85	TFBGA
W24B02Q-55LE	55	3V/5 μA	-20 to 85	TSOP I (8 x 13.4 mm)
W24B02T-55LE	55	3V/5 μA	-20 to 85	TSOP I (8 x 20 mm)
W24B02B-55LI	55	3V/5 μA	-40 to 85	TFBGA
W24B02Q-55LI	55	3V/5 μA	-40 to 85	TSOP I (8 x 13.4 mm)
W24B02T-55LI	55	3V/5 μA	-40 to 85	TSOP I (8 x 20 mm)

Notes:


- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

TFBGA




32-Lead Small Type One TSOP (8x13.4)



Package Dimensions, continued

32-Lead TSOP (8 x 20 mm)



Preliminary W24B02



VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	May 6, 2002	-	Initial Issued



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5665577
<http://www.winbond.com.tw/>

Taipei Office

9F, No.480, Rueiguang Rd.,
Neihu Chiu, Taipei, 114,
Taiwan, R.O.C.
TEL: 886-2-8177-7168
FAX: 886-2-8751-3579

Winbond Electronics Corporation America

2727 North First Street, San Jose,
CA 95134, U.S.A.
TEL: 1-408-9436666
FAX: 1-408-5441798

Winbond Electronics Corporation Japan

7F Daini-ueno BLDG, 3-7-18
Shinyokohama Kohoku-ku,
Yokohama, 222-0033
TEL: 81-45-4781881
FAX: 81-45-4781800

Winbond Electronics (Shanghai) Ltd.

27F, 2299 Yan An W. Rd. Shanghai,
200336 China
TEL: 86-21-62365999
FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd.

Unit 9-15, 22F, Millennium City,
No. 378 Kwun Tong Rd.,
Kowloon, Hong Kong
TEL: 852-27513100
FAX: 852-27552064

*Please note that all data and specifications are subject to change without notice.
All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.*

Publication Release Date: May 6, 2002

Revision A1