


54AC/74AC534 • 54ACT/74ACT534**Octal D-Type Flip-Flop With 3-State Outputs****Description**

The 'AC/ACT534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The 'AC/ACT534 is the same as the 'AC/ACT374 except that the outputs are inverted.



- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- 3-State Outputs for Bus-Oriented Applications
- Outputs Source/Sink 24 mA
- 'ACT534 has TTL-Compatible Inputs
- Inverted Output Version of 'AC/ACT374

Ordering Code: See Section 6

Connection Diagrams

5

**Pin Assignment
for DIP, Flatpak and SOIC**

Logic Symbol

**Pin Assignment
for LCC**

Pin Names

D ₀ - D ₇	Data Inputs
CP	Clock Pulse Input
\overline{OE}	3-State Output Enable Input
\overline{O}_0 - \overline{O}_7	Complementary 3-State Outputs


AC534 • ACT534

Functional Description

The 'AC/ACT534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH

Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics (unless otherwise specified)

Symbol	Parameter	54AC/ACT	74AC/ACT	Units	Conditions
Icc	Maximum Quiescent Supply Current	160	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}$, $TA = \text{Worst Case}$
Icc	Maximum Quiescent Supply Current	8.0	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 \text{ V}$, $TA = 25^\circ\text{C}$
I _{CC} T	Maximum Additional I _{CC} /Input ('ACT534)	1.6	1.5	mA	$V_{IN} = V_{CC} - 2.1 \text{ V}$ $V_{CC} = 5.5 \text{ V}$, $TA = \text{Worst Case}$

AC Characteristics

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units	Fig. No.		
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF					
			Min	Typ	Max	Min	Max	Min	Max				
f _{max}	Maximum Clock Frequency	3.3 5.0		125 150						MHz	3-3		
t _{PLH}	Propagation Delay CP to \bar{Q}_n	3.3 5.0		10.0 7.0						ns	3-6		
t _{PHL}	Propagation Delay CP to \bar{Q}_n	3.3 5.0		9.5 6.5						ns	3-6		
t _{PZH}	Output Enable Time	3.3 5.0		8.5 6.5						ns	3-7		
t _{PZL}	Output Enable Time	3.3 5.0		8.5 6.0						ns	3-8		
t _{PHZ}	Output Disable Time	3.3 5.0		9.0 7.0						ns	3-7		
t _{PZL}	Output Disable Time	3.3 5.0		7.5 6.0						ns	3-8		

5

*Voltage Range 3.3 is 3.3 V \pm 0.3 V
 Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Operating Requirements

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units	Fig. No.		
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF					
			Typ	Guaranteed Minimum									
t _s	Setup Time, HIGH or LOW D _n to CP	3.3 5.0	2.0 1.0							ns	3-9		
t _h	Hold Time, HIGH or LOW D _n to CP	3.3 5.0	-1.0 -0.5							ns	3-9		
t _w	CP Pulse Width, HIGH or LOW	3.3 5.0	3.5 2.5							ns	3-6		

*Voltage Range 3.3 is 3.3 V \pm 0.3 V
 Voltage Range 5.0 is 5.0 V \pm 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC534 • ACT534

AC Characteristics

Symbol	Parameter	Vcc*	74ACT			54ACT		74ACT		Units	Fig. No.		
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF					
			Min	Typ	Max	Min	Max	Min	Max				
fmax	Maximum Clock Frequency	5.0		100						MHz	3-3		
tPLH	Propagation Delay CP to \bar{Q}_n	5.0		6.5						ns	3-6		
tPHL	Propagation Delay CP to \bar{Q}_n	5.0		6.0						ns	3-6		
tpZH	Output Enable Time	5.0		5.5						ns	3-7		
tpZL	Output Enable Time	5.0		5.5						ns	3-8		
tPHZ	Output Disable Time	5.0		7.0						ns	3-7		
tPLZ	Output Disable Time	5.0		5.0						ns	3-8		

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

AC Operating Requirements

Symbol	Parameter	Vcc*	74ACT			54ACT		74ACT		Units	Fig. No.		
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF					
			Typ			Guaranteed Minimum							
ts	Setup Time, HIGH or LOW D_n to CP	5.0	1.0							ns	3-9		
th	Hold Time, HIGH or LOW D_n to CP	5.0	-0.5							ns	3-9		
tw	CP Pulse Width, HIGH or LOW	5.0	2.5							ns	3-6		

*Voltage Range 5.0 is 5.0 V \pm 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

Capacitance

Symbol	Parameter	54/74AC/ACT	Units	Conditions
		Typ		
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.5 V
C _{PD}	Power Dissipation Capacitance		pF	V _{CC} = 5.5 V