DS05-10198-5E

MEMORY CMOS 1 M × 16 BIT HYPER PAGE MODE DYNAMIC RAM

MB8118165B-50/-60

CMOS 1,048,576 × 16 Bit Hyper Page Mode Dynamic RAM

■ DESCRIPTION

The Fujitsu MB8118165B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8118165B features a "hyper page" mode of operation whereby high-speed random access of up to 1,024 × 16 bits of data within the same row can be selected. The MB8118165B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8118165B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB8118165B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8118165B are not critical and all inputs are TTL compatible.

■ PRODUCT LINE & FEATURES

Parai	neter	MB8118165B-50	MB8118165B-60	
RAS Access Time		50 ns max.	60 ns max.	
Random Cycle Time		84 ns min.	104 ns min.	
Address Access Time		25 ns max.	30 ns max.	
CAS Access Time		15 ns max.	15 ns max.	
Hyper Page Mode Cycle 1	īme	20 ns min.	25 ns min.	
Law Power Dissipation	Operating Current	990 mW max.	825 mW max.	
Low Power Dissipation	Standby Current	11 mW max. (TTL level)/5.5 mW max. (CMOS le		

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced stacked Capacitor Cell
- · All input and output are TTL compatible
- 1,024 refresh cycles every 16.4 ms
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


■ PACKAGE




Package and Ordering Information


- 42-pin plastic (400 mil) SOJ, order as MB8118165B-xxPJ
- 50-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB8118165B-xxPFTN

■ PIN ASSIGNMENTS AND DESCRIPTIONS



Designator	Function			
Ao to Ao	Address inputs row: Ao to Ao column: Ao to Ao refresh: Ao to Ao			
RAS	Row address strobe			
LCAS	Lower column address strobe			
UCAS	Upper column address strobe			
WE	Write enable			
ŌĒ	Output enable			
DQ1 to DQ16	Data Input/Output			
Vcc	+5.0 volt power supply			
V ss	Circuit ground			
N.C.	No connection			





■ FUNCTIONAL TRUTH TABLE

	Clock Input				Address Input		Input/Output Data						
Operation Mode	RAS	LCAS	ПСЛС	WE	ΟE	Row	Column	DQ₁ t	o DQ ₈	DQ ₉ to	DQ ₁₆	Refresh	Note
	hAS	LCAS	UCAS	VV C	OE	NUW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	ILL	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	tncs ≥ tncs (min)
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs≥twcs (min)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	Х		High-Z		High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	Х	Х		High-Z	_	High-Z	Yes	tcsn ≥ tcsn (min)
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	Х	Х		Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept.

X: "H" or "L"

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only ten address bits (Ao to A9) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, ten row address bits are input on pins Ao-through-A9 and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after trank (min) + tr is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{LCAS} / \overline{UCAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ1 to DQ8 is strobed by \overline{LCAS} and DQ9 to DQ16 is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before \overline{LCAS} / \overline{UCAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{LCAS} / \overline{UCAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

 ^{*:} It is impossible in Hyper Page Mode.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac: from the falling edge of RAS when tred (max) is satisfied.

tcac: from the falling edge of LCAS (for DQ₁ to DQ₈) UCAS (for DQ₉ to DQ₁₆) when tach is greater than tach (max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

toea: from the falling edge of OE when OE is brought Low after trac, toac, or taa.

toez: from **OE** inactive.

toff: from CAS inactive while RAS inactive.
toff: from RAS inactive while CAS inactive.
tweez: from WE active while CAS inactive.

The data remains valid before either \overline{OE} is inactive, or both \overline{RAS} and \overline{LCAS} (and/or \overline{UCAS}) are inactive, or \overline{CAS} is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OF OPERATION

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of $1,024 \times 16$ bits can be accessed and, when multiple MB8118165Bs are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +7.0	٧
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum rating conditions. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*4	Vcc	4.5	5.0	5.5	V	
	1	Vss	0	0	0] '	0°C to +70°C
Input High Voltage, All Inputs	*1	Vıн	2.4	_	6.5	٧	0 0 10 +70 0
Input Low Voltage, All Inputs*	*1	Vıl	-0.3	_	0.8	٧	

^{*:} Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	C _{IN1}	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C _{IN2}	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes		Cymphol	Conditions		Value		Unit
Parameter	Notes		Symbol	Conditions	Min.	Тур.	Max.	Unit
Output High Voltage	*1		Vон	lон = −5.0 mA	2.4	_	_	v
Output Low Voltage	*1		Vol	lo _L = +4.2 mA	_	_	0.4	\ \
Input Leakage Current (Any Input)				$ \begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \\ \end{array} $	-10	_	10	μА
Output Leakage Current			IDQ(L)	0 V ≤ Vouτ ≤ Vcc; 4.5 V ≤ Vcc ≤ 5.5 V; Data out disabled	-10	_	10	
Operating Current	**	MB8118165B-50		RAS & LCAS, UCAS			180	
(Average Power Supply Current)	*2	MB8118165B-60	Icc1	cycling; tsc = min	_	_	150	mA
Standby Current (Power Supply	*2	TTL level	lcc2	RAS = LCAS = UCAS = V _{IH}			2.0	mA
Current)	~~	CMOS level		RAS = LCAS = UCAS ≥ Vcc −0.2 V			1.0	IIIA
Refresh Current #1				LCAS = UCAS = VIH,			180	
(Average Power Supply Current)	*2	MB8118165B-60	Іссз	RAS cycling; tac = min	_		150	mA
Hyper Page Mode		MB8118165B-50		RAS = VIL, ECAS = UCAS			110	_
Current	*2	MB8118165B-60	lcc4	cycling; tнрс = min	_	_	100	mA
Refresh Current #2	+0	MB8118165B-50		RAS cycling;			180	
(Average Power Supply Current)	*2	MB8118165B-60	lcc5	CAS-before-RAS; tnc = min	_	_	150	mA

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Notes 3, 4, 5

, , , , , ,	commended operating conditions				·/ 3165B-50	MB8118165B-60		
No.	Parameter N	Votes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time between Refresh		t ref		16.4		16.4	ms
2	Random Read/Write Cycle Time		tnc	84	_	104	_	ns
3	Read-Modify-Write Cycle Time		trwc	114		138		ns
4	Access Time from RAS	*6,9	trac		50	_	60	ns
5	Access Time from CAS	*7,9	tcac		15		15	ns
6	Column Address Access Time	*8,9	taa	_	25		30	ns
7	Output Hold Time		toн	3	_	3	_	ns
8	Output Hold Time from CAS		tonc	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		ton	0		0		ns
10	Output Buffer Turn Off Delay Time	*10	toff		13		15	ns
	Output Buffer Turn Off Delay Time	*10	1011					110
11	from RAS	10	†OFR		13	_	15	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	13	_	15	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	30	_	40	_	ns
15	RAS Pulse Width		tras	50	100000	60	100000	ns
16	RAS Hold Time		tязн	15	_	15	_	ns
17	CAS to RAS Precharge Time	*21	†CRP	5	_	5	_	ns
18	RAS to CAS Delay Time *11	,12, 22	trco	11	35	14	45	ns
19	CAS Pulse Width		tcas	7	_	10	_	ns
20	CAS Hold Time		tсsн	38	_	40	_	ns
21	CAS Precharge Time (Normal)	*19	†CPN	7	_	10	_	ns
22	Row Address Setup Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		†RAH	7	_	10	_	ns
24	Column Address Setup Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		†cah	7	_	10	_	ns
26	Column Address Hold Time from RAS		tar	18	_	24	_	ns
27	RAS to Column Address Delay Time	*13	†RAD	9	25	12	30	ns
28	Column Address to RAS Lead Time		T RAL	25	_	30	_	ns
29	Column Address to CAS Lead Time		†CAL	18	_	23	_	ns
30	Read Command Setup Time		trics	0	_	0	_	ns
31	Read Command Hold Time Referenced to RAS	*14	tввн	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	tвсн	0	_	0	_	ns
33	Write Command Setup Time	*15,20	twcs	0	_	0		ns
34	Write Command Hold Time		ţwсн	7	_	10	_	ns
35	Write Command Hold Time from RAS		twcn	18	_	24	_	ns

(Continued)


(Continued)


N.	Davamatar Nata	Cumahal	MB8118	8165B-50	MB8118	Unit	
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
36	WE Pulse Width	twp	7	_	10	_	ns
37	Write Command to RAS Lead Time	trwL	13	_	15	_	ns
38	Write Command to CAS Lead Time	tcwL	7	_	10	_	ns
39	DIN Setup Time	tos	0	_	0	_	ns
40	DIN Hold Time	tон	7	T -	10	_	ns
41	Data Hold Time from RAS	t _{DHR}	18	T -	24	_	ns
42	RAS to WE Delay Time *2	0 trwo	65	_	77	_	ns
43	CAS to WE Delay Time *2	0 tcwo	30	<u> </u>	32	_	ns
44	Column Address to WE Delay Time *2	0 tawd	40	_	47	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)	tapo	5	_	5	_	ns
46	CAS Setup Time for CAS-before- RAS Refresh	tcsn	0	_	0	_	ns
47	CAS Hold Time for CAS-before- RAS Refresh	†снв	10	_	10	_	ns
48	Access Time from OE	9 toea	_	15	_	15	ns
49	Output Buffer Turn Off Delay from OE *1	0 toez	_	13	_	15	ns
50	OE to RAS Lead Time for Valid Data	toel.	5	_	5	_	ns
51	OE to CAS Lead Time	tcoL	5	_	5	_	ns
52	OE Hold Time Referenced to WE *1	6 тоен	5	_	5	_	ns
53	OE to Data In Delay Time	†OED	13	_	15	_	ns
54	RAS to Data In Delay Time	†RDD	13	_	15	_	ns
55	CAS to Data In Delay Time	tcoo	13	_	15	_	ns
56	DIN to CAS Delay Time *1	7 tozc	0	_	0	_	ns
57	DIN to OE Delay Time *1	7 tozo	0	_	0	_	ns
58	OE Precharge Time	t OEP	5	_	5	_	ns
59	OE Hold Time Referenced to CAS	†OECH	7	_	10	_	ns
60	WE Precharge Time	twpz	5	_	5	_	ns
61	WE to Data In Delay Time	twed	13	_	15		ns
62	Hyper Page Mode RAS Pulse Width	†RASP	_	100000		100000	ns
63	Hyper Page Mode Read/Write Cycle Time	t _{HPC}	20	_	25	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time	therwo	59	_	69	_	ns
65	Access Time from CAS Precharge *9,1	8 tcpa	_	30	_	35	ns
66	Hyper Page Mode CAS Precharge Time	tcp	7		10		ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	tянср	30	_	35	_	ns
68	Hyper Page Mode CAS Precharge to *2 WE Delay Time	0 tcpwb	45		52	_	ns

- Notes: *1. Referenced to Vss.
 - *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.
 - Icc depends on the numb
 - *2. er of address change as RAS = VIL, UCAS = VIH, LCAS = VIH and VIL > -0.3 V.

 ICC1, ICC3 ICC4 and ICC5 are specified at one time of address change during RAS = VIL and UCAS = VIH,

 LCAS = VIH.
 - I_{CC2} is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$.
 - *3. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
 - *4. AC characteristics assume t_T = 2 ns.
 - *5. Viii (min) and Vii (max) are reference levels for measuring timing of input signals. Also transition times are measured between Viii (min) and Vii (max).
 - *6. Assumes that trace ≤ trace (max), trace ≤ trace (max). If trace is greater than the maximum recommended value shown in this table, trace will be increased by the amount that trace exceeds the value shown. Refer to Fig.2 and 3.
 - *7. If $trcp \ge trcp$ (max), $trap \ge trap$ (max), and $tasc \ge taa tcac tr$, access time is tcac.
 - *8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
 - *9. Measured with a load equivalent to two TTL loads and 100 pF.
 - *10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
 - *11. Operation within the trop (max) limit ensures that trac (max) can be met. trop (max) is specified as a reference point only; if trop is greater than the specified trop (max) limit, access time is controlled exclusively by trac or trans.
 - *12. tRCD (min) = tRAH (min) + 2tT + tASC (min).
 - *13. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - *14. Either tran or track must be satisfied for a read cycle.
 - *15. two is specified as a reference point only. If two ≥ two (min) the data output pin will remain High-Z state through entire cycle.
 - *16. Assumes that twos < twos (min).
 - *17. Either tozc or tozo must be satisfied.
 - *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and UCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
 - *19. Assumes that CAS-before-RAS refresh.
 - *20. twcs, tcwb, trwb, tawb and tcpwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min), trwb ≥ trwb (min), trwb ≥ trwb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, trab, and tcab specifications.
 - *21. The last CAS rising edge.
 - *22. The first CAS falling edge.






To implement a read operation, a valid address is latched in by the RAS and LCAS or UCAS address strobes and with WE set to a High level and OE set to a low level, the output is valid once the memory access time has elapsed. DQ pins is valid when RAS and CAS are High or until OE goes High. The access time is determined by RAS(trac), LCAS/UCAS(trac), OE (trac) or column addresses (trac) under the following conditions:


If trop > trop (max), access time = toac.


If that > that (max), access time = tax.


If \overline{OE} is brought Low after trac, teac, or tax (whichever occurs later), access time = toex.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after ton is satisfied.
































Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.



in preparation for the next CAS-before-RAS refresh operation.





A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter.
Column Addresses: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)


		•					
No.	Parameter	Symbol	MB8118	165B-50	MB8118	Unit	
			Min.	Max.	Min.	Max.	Oiik
69	Access Time from CAS	tecac	1	45	1	50	ns
70	Column Address Hold Time	t FCAH	35	-	35	_	ns
71	CAS to WE Delay Time	trowd	63	1	70	_	ns
72	CAS Pulse width	tfcas	45	_	50	_	ns
73	RAS Hold Time	t frsh	45	_	50	_	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street

San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan

#05-08, 151 Lorong Chuar New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.