# H1852 H1852C



## 1800 CMOS Microprocessor Family Input/Output Port

#### DESCRIPTION

Hughes 1852 is an 8 bit mode programmable CMOS Input or Output Port. The device acts as a buffer between the 1802A data bus and the peripheral data bus. It can also be used as an 8 bit address latch for multiplexed address buses.

The Mode control signal programs the 1852 as an input port mode (mode = 0) or an output port (mode = 1). As an input port, data (DI 0-DI 7) is strobed from the peripheral into the 8 bit buffer register by a logic high on the Clock signal input; the negative clock transition sets the service request flip flop low ( $\overline{SR} = 0$ ) and latches data. When the CS1 and CS2 signals are enabled, the data (DO 0-DO 7) is read onto the microprocessor bus. The signal SR is then reset ( $\overline{SR} = 1$ ) on the negative transition CS1 • CS2. As an output port, data (DI0-DI7) is strobed into the buffer register by the microprocessor when CS1, CS2, and the Clock input are activated. The Service Request is set on the negative transition of CS1 • CS2, and will remain until the following negative transition of the clock. The Output driver is always enabled when the output mode is chosen. A Clear control allows asynchronous resetting of the port's register (DO 0-DO 7) and service request flip flop.

The 1852 operates over a 4—10.5 voltage range while the 1852C operates over a 4—6.5 voltage range. The 1852 is available in a 24 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), or cerdip (Y suffix). Devices in chip form (H suffix) are available upon request. are available upon request.


### **FEATURES**

- Static Silicon Gate CMOS Circuitry
- Interfaces Directly with 1802A Microprocessor without Additional Components.
- . Parallel 8 Bit Data Register and Buffer
- Stored Service Request
- Asynchronous Register Clear
- Single Voltage Supply
- Low Quiescent and Operating Power

## **FUNCTIONAL DIAGRAM**

## → SR/SR CS 1/CS 1 LOGIC CS 2 24 = Von 12 = Vss MODE -2 CLOCK -11 ES ET CLOCK DI 1 -DO: DO 2 THREE STATE OUTPUT DRIVERS POLARI'Y DEPENDS ON MODE

#### PIN CONFIGURATION



## **ABSOLUTE MAXIMUM RATINGS**

Operating Temperature Range (TA)

Ceramic Package ..... -55 to + 125°C Plastic Package ..... -40 to +85°C

DC Supply-Voltage Range (VDD)

(All voltage values referenced to VSS terminal)

1852 ..... -0.5 tó + 11 Volts 1852C ..... -0.5 to +7 Volts

Input Voltage Range . . . . . . . . . . VSS -0.3V to VDD + 0.3V Storage Temperature Range (Tstq) . . . . -65 to + 150 °C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## OPERATING CONDITIONS at TA = Full Package Temperature Range.

	CONDITIONS			La						
CHARACTERISTICS	Yo	Yjn	y <sub>00</sub>		1962			1852C	Tivale	UNITS
	(4)	(9)	(V)	Win.	Typ."	Mex.	Min.	Typ	Wax.	
Supply-Voltage Range (At TA = Full Package Temperature Range)	-	- 1	_	4	_	10.5	4	_	6.5	٧
Recommended Input Voltage Range	-	-	-	Vss	-	VDD	Vss	_	VDD	٧
Static Electrical Characteristics at	TA = -5	5 to + 12	5°C, V	DD uom	inal					***************************************
Quiescent Device Current, Inp. 4	-	0.5	5	-		50	_	Γ-	100	
——————————————————————————————————————	_	0,10	10	_	-	100	_	_		μA
Output Low Drive (Sink) Current, IOI	0.4	0,5	5	1.2	3.2	_	1.2	3.2	_	A
output 25th Billio (Billin) Gallietti, IOE	0.5	0,10	10	2.7	6		_	_	_	mA
Output High Drive (Source) Current, IOH	4.6	0,5	5	-1.2	~ 2.3		-1.2	-2.3	-	mA
	9.5	0,10	10	-2.7	-6	_	_	-	_	IIIA
Output Voltage Low Level, VOI 1.3		0,5	. 5		0	0.1	_	0	0.1	
	-	0,10	10	-	0	0.1	_	_	_	v
Output Voltage High Level, VOH 3		0,5	5	4.9	5	_	4.9	5		•
		0,10	10	9.9	10	_	-	_	-	
Input Low Voltage, VII	2.5, 2.5		5			1.25	-	_	1.25	
	5, 5		10	-		3	_		-	v
Input High Voltage, VIH	2.5, 2.5		5	3.5			3.5			•
	5.5		10	7		~	_		_	
Input Current, IIN 4		0,5	5		-	±1		-	±1	
		0,10	10			±1	_		-	uΑ
3-State Output Leakage Current, IOUT	0,5	0,5	5	_		±1		-	±1	<b>P</b>
	0,10	0,10	10			±1		_	-	
Operating Current, IDD1 2, 3		0,5	5		.1	2	_	.1	5	mA
In the Country of the	-	0,10	10		.4	5	-		-	
Input Capacitance CIN 3				_	5	7.5	-	5	7.5	pF
Output Capacitance, COUT				_	5	7.5		_		
DYNAMIC ELECTRICAL CHARACTI $C_L = 50pF$ , LIMITS AT $V_{DD} = +10V$	ERISTIC APPLY	S at TA = TO THE 1	-55 t 852 O	o 125°C NLY.	, v <sub>DD</sub> =	5, 10v,	v <sub>IH</sub> = v	DD, VIL	= V <sub>SS</sub> ,	
Required Write Pulse Width, tww	_		5 10	_	130 65	250 130	-	130	250	_
Required Data Setup Time, t <sub>DS</sub>		=	5 10	_	- 10 5	0		- 10 -	0 -	ns
Required Data Hold Time, tDH		-	5 10	_	75 35	195 97	=	75 —	195	

<sup>\*</sup>Typical values are for TA = +25°C and nominal VDD.

NOTE 1:  $IOL = IOH = 1 \mu A$ .

NOTE 2: Operating current is measured at 2MHz in an 1802 system with open outputs and a program of alternating 1 and 0 data pattern.

NOTE 3: Design assured but not tested.

NOTE 4: Parameters guaranteed by other tests at -55 C.

## DYNAMIC ELECTRICAL CHARACTERISTICS, cont.


### H1852/1852C

opogatio	n Delay Times, tpLH, tpHL										
Service F	Request: Clear to SR, t <sub>RSR</sub> <sup>3</sup>	=	_	5 10	- '	170 85	340 170	=	170 —	340	
	Clock to SR, t <sub>CSR</sub> <sup>3</sup>	_	=	5 10	-	120 60	240 120	=	120 —	240 -	ns
	Select to SR, tSSR <sup>3</sup>			5 10	-	120 60	240 120	_	120	240 -	
Input Mc		3 _	-	5 10	30 15	185 100	370 200	30	185 	370 —	ns
	Select to Data Output, tSDO1,3	_ !	- 1	5 10	30 15	185 100	370 200	30	185	370 —	_
Output N	Aode: Clear to Data Output, tRDO <sup>3</sup>	-	-	5 10	_	140 70	280 140	_	140	280 —	
	Write to Data Output, twpo 3	_	=	5 10	-	220 110	440 220	=	220	440	ns
	Data Input to Data Output, topo	3 -		5 10	_	100 50	200 100	_	100	200	

<sup>\*</sup> Typical Values are for TA = + 25°C and nominal VDD


NOTE 1: Minimum value is measured from CS 2; maximum value is measured from CS 1.

## SYSTEM INTERCONNECT



INPUT MODE

CS1•CS2 is the overlap of CS1 = 1 and CS2 = 1



MODE = VSS MODE 0 (INPUT)

			A COLUMN TO A SECURE OF THE SE
ctor.	CONTRACT.	CHANGE.	ONTH OUTPUT
Х	0	х	HIGH IMPEDANCE
0	1	0	0
0	1	1	DATA LATCH
1	1	X	DATA INPUT
$\overline{}$			

SR=0 CLOCK (CLEAR = 1, CS1•CS2 = 0) SR=1 (CS1•CS2) OR (CLEAR)

MODE = VDD MODE 1 (OUTPUT)


edex	tares,	7100	ters out of
0	Х	0	0
οl	Х	1	DATA LATCH
x	0	1	DATA LATCH
1	1	X	DATA INPUT

SR=1 CS1\*CS2+ (CLEAR = 1) SR=0 CLOCK+ (CLEAR = 1, CS1\*CS2 = 0) OR (CLEAR)+

## **OUTPUT MODE**

## **OUTPUT MODE**

CS1 • CS2 is the overlap of CS1 = 0 and CS2 = 1





\*Write is the overlap of CS1 CS2 and Clock

#### **APPLICATION EXAMPLES**

#### Address Latch

1852 can be used as an address latch to latch the upper byte of the 1802A microprocessor memory address in each machine cycle. The figure below shows the I/O port connected for this application together with its associated timing diagram.





This figure shows 1852 connected as a non-inverting, three state, 8 bit buffer, with MODE = 0, CLOCK = 1 and CS 2 = 1, CS 1 can be used as a tri-state control. When CS 1 = 0, the output is a high impedance, but when CS 1 = 1 data output equals data input. If a high impedance state is not required, the CS 1 input can be tied high (CS 1 = 1).

#### SIGNAL DESCRIPTION

DI 0-DI 7: These 8 input lines are strobed into an internal buffer by a high level on the Clock input line and latched by the negative transition of the Clock input.

**D00-D07:** These 8 output lines reflect the information from the internal buffer when the three state drivers are enabled by CS1 • CS2 in the input mode or, at all times, in the output mode.

MODE: This control input sets the 1852 in the input mode with a VSS applied or in the output mode with VDD applied.

CLEAR: This asynchronous reset control clears the buffer register and resets the SR flip flop.

**CLOCK:** Input Mode: This input strobes data into the buffer when it is activated (high) and sets the SR flip flop (SR = 0) while latching data on its negative transition.

Output Mode: This input along with the chip selects ( $\overline{CS1} \cdot CS2 \cdot Clock = 1$ ) strobes data into the buffer. The service request ( $\overline{SR}$ ) is set high on the termination of CS1  $\cdot$  CS2 = 1 and reset low on the next negative transition of the clock.

CS1/CS1, CS2: These chip select controls enable device selection.

**SR/SR**: This output signal is used as a service request transfer control between the microprocessor and peripheral buses.

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

Hughes Microelectronics Center 500 Superior Avenue, Box H Newport Beach, CA 92658-8903 Tele: (714) 759-2727 FAX: (714) 759-2720

12/88 Printed in U.S.A.