


Quint Latch

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

$P_D = 400 \text{ mW typ/pkg (No Load)}$
 $t_{pd} = 2.5 \text{ ns typ (Data to Output)}$
 $t_r, t_f = 2.0 \text{ ns typ (20\%–80\%)}$



TRUTH TABLE

D	C0	C1	Reset	Q _{n+1}
L	L	L	X	L
H	L	L	X	H
X	H	X	L	Q _n
X	X	H	L	Q _n
X	H	X	H	L
X	X	H	H	L

MC10175



L SUFFIX
CERAMIC PACKAGE
CASE 620-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX
PLCC
CASE 775-02

DIP
PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
 For PLCC pin assignment, see the Pin Conversion
 Tables on page 6-11.

3



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	Test Limits						Unit		
			-30°C		+25°C		+85°C				
			Min	Max	Min	Typ	Max	Min		Max	
Power Supply Drain Current	I_E	8		107		78	97		107	mAdc	
Input Current	I_{inH}	6		460			290		290	μ Adc	
		7		460			290		290		
10			460			290		290			
11			1000			650		650			
	I_{inL}	All	0.5		0.5			0.3		μ Adc	
Output Voltage	Logic 1	V_{OH}	14	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	Vdc
			15	-1.060	-0.890	-0.960		-0.810	-0.890	-0.700	
Output Voltage	Logic 0	V_{OL}	14	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	Vdc
			15	-1.890	-1.675	-1.850		-1.650	-1.825	-1.615	
Threshold Voltage	Logic 1	V_{OHA}	14	-1.080		-0.980			-0.910		Vdc
			15	-1.080		-0.980			-0.910		
Threshold Voltage	Logic 0	V_{OLA}	14		-1.655			-1.630		-1.595	Vdc
			15		-1.655			-1.630		-1.595	
Switching Times (50 Ω Load)										ns	
Data Input	t_{10+14+} t_{10-14-}	14	1.0	3.6	1.0		3.5	1.0	3.6		
		14	1.0	3.6	1.0		3.5	1.0	3.6		
Clock Input	t_{6-14+} t_{6-14-}	14	1.0	4.7	1.0		4.3	1.0	4.4		
		14	1.0	4.7	1.0		4.3	1.0	4.4		
Reset Input	t_{11+4-} t_{11+14-}	4	1.0	4.0	1.0		3.9	1.0	4.2		
		14	1.0	4.0	1.0		3.9	1.0	4.2		
Setup Time	t_{setup}	14	2.5		2.5			2.5			
Hold Time		14	1.5		1.5			1.5			
Rise Time (20 to 80%)	t_+	14	1.0	3.6	1.1		3.5	1.1	3.7		
Fall Time (20 to 80%)	t_-	14	1.0	3.6	1.1		3.5	1.1	3.7		

1. Individually test each input; apply V_{ILmin} to pin under test.
2. Output latched to high logic state prior to test.

3

ELECTRICAL CHARACTERISTICS (continued)

③ Test Temperature			TEST VOLTAGE VALUES (Volts)							
			V _{IHmax}	V _{ILmin}	V _{IHAMin}	V _{ILAmx}	V _{EE}			
-30°C			-0.890	-1.890	-1.205	-1.500	-5.2			
+25°C			-0.810	-1.850	-1.105	-1.475	-5.2			
+85°C			-0.700	-1.825	-1.035	-1.440	-5.2			
Characteristic	Symbol	Pin Under Test	TEST VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd		
			V _{IHmax}	V _{ILmin}	V _{IHAMin}	V _{ILAmx}	V _{EE}			
Power Supply Drain Current	I _E	8					8	1, 16		
Input Current	I _{inH}	6	6				8	1, 16		
		7	7				8	1, 16		
		10	10				8	1, 16		
		11	11				8	1, 16		
	I _{inL}	All		Note 1.			8	1, 16		
Output Voltage	Logic 1	V _{OH}	14	10	6		8	1, 16		
			15	12	6		8	1, 16		
Output Voltage	Logic 0	V _{OL}	14		6, 10		8	1, 16		
			15		6, 12		8	1, 16		
Threshold Voltage	Logic 1	V _{OHA}	14		6	10		8	1, 16	
			15		6	12		8	1, 16	
Threshold Voltage	Logic 0	V _{OLA}	14		6		10	8	1, 16	
			15		6		12	8	1, 16	
Switching Times (50Ω Load)	Data Input	t ₁₀₊₁₄₊	14	+1.1V	+0.31V	Pulse In	Pulse Out	-3.2 V	+2.0 V	
		t ₁₀₋₁₄₋	14		6, 7	10	14	8	1, 16	
	Clock Input	t ₆₋₁₄₊	14		7	10, 6	14	8	1, 16	
		t ₆₋₁₄₋	14		7	10, 6	14	8	1, 16	
	Reset Input	t ₁₁₊₄₋	4	5	6	7, 11	4 (2.)	8	1, 16	
		t ₁₁₊₁₄₋	14	10	6	7, 11	14 (2.)	8	1, 16	
	Setup Time	Hold Time	t _{setup}	14		7	6, 10	14	8	1, 16
			t _{hold}	14		7	6, 10	14	8	1, 16
	Rise Time	(20 to 80%)	t ₊	14		6, 7	10	14	8	1, 16
	Fall Time	(20 to 80%)	t ₋	14		6, 7	10	14	8	1, 16

1. Individually test each input; apply V_{ILmin} to pin under test.
2. Output latched to high logic state prior to test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

3