

# Dual Wideband, Low-Noise, Voltage-Feedback Op Amp

# **CLC428**

## **APPLICATIONS:**

- · General purpose dual op amp
- Low noise integrators
- · Low noise active filters
- · Diff-in/diff-out instrumentation amp
- · Driver/receiver for transmission systems
- · High-speed detectors
- · I/Q channel amplifiers

#### DESCRIPTION

The CLC428 is a very high-speed dual op amp that offers a traditional voltage-feedback topology featuring unity-gain stability and slew-enhanced circuitry. The CLC428's ultra low noise and very low harmonic distortion combine to form a very wide dynamic-range op amp that operates from a single (5 to 12V) or dual (±5V) power supply.

Each of the CLC428's closely matched channels provides a 160MHz unity-gain bandwidth with an ultra low input voltage noise density (2nV√Hz). Very low 2nd/3rd harmonic distortion (-62/-72dBc) as well as high channel-to-channel isolation (-62dB) make the CLC428 a perfect wide dynamic-range amplifier for matched I/Q channels.

With its fast and accurate settling (16ns to 0.1%), the CLC428 is also a excellent choice for wide-dynamic range, anti-aliasing filters to buffer the inputs of hi-resolution analog-to-digital converters. Combining the CLC428's two tightly-matched amplifiers in a single eight-pin SOIC reduces cost and board space for many composite amplifier applications such as active filters, differential line drivers/receivers, fast peak detectors and instrumentation amplifiers.

To reduce design times and assist in board layout, the CLC428 is supported by an evaluation board and a SPICE simulation model available from Comlinear.

# **FEATURES:**

• Wide unity-gain bandwidth: 160MHz

Ultra-low noise: 2.0nV/√Hz

Low distortion: -78dBc 2nd (2MHz)

-62/-72dBc (10MHz)


· Settling time: 16ns to 0.1%

Supply voltage range: ±2.5 to ±5 or


single supply


High output current: ±80mA

# Channel Matching



# PINOUT DIP & SOIC





Comlinear Corporation • 4800 Wheston Drive • Fort Collins, CO 80525 • (800) 776-0500 • FAX (970) 226-6761 • Internet: clc\_apps@cc.com

DS428.02

3-49

- 11

Ambient Temperature         CLC428         +25°C         +25°C         0 to +70°C         40 to +85°C           FREQUENCY DOMAIN RESPONSE gain bandwidth product 3 V <sub>vax</sub> < 0.5V <sub>yp</sub> (2.5V <sub>pp</sub> )         135         100         80         70         MHz           3dB bandwidth, Av=+1 Av=+2         V <sub>vax</sub> < 0.5V <sub>yp</sub> (2.5V <sub>pp</sub> )         80         50         40         35         MHz         B,1           gain flatness         V <sub>vax</sub> < 5.5V <sub>pp</sub> (2.5V <sub>pp</sub> )         40         25         22         20         MHz         B,1           gain flatness         V <sub>vax</sub> < 5.5V <sub>pp</sub> (40         25         22         20         MHz         B,1           gain flatness         V <sub>vax</sub> < 5.5V <sub>pp</sub> (40         0.0         0.6         0.8         1.0         dB         B,1           rolloff         DC to 200MHz         0.05         0.5         0.7         0.7         0.7         dB         B,1         dB         B,1         <	PARAMETERS	CONDITIONS	TYP	GUAR	ANTEED M	N/MAX	UNITS	NOTE
gain bandwidth product -3dB bandwidth, Aν=+1 -2 V <sub>out</sub> < 0.5V <sub>pp</sub> -3dB bandwidth, Aν=+1 -2 V <sub>out</sub> < 0.5V <sub>pp</sub> -3dB bandwidth, Aν=+2 -2 V <sub>out</sub> < 0.5V <sub>pp</sub> -3dB bandwidth, Aν=+1 -2 V <sub>out</sub> < 0.5V <sub>pp</sub> -3dB bandwidth, Aν=+2 -3dB bandwidth, Aν=+3 -	Ambient Temperature	CLC428	+25°C	+25°C	0 to +70°C	-40 to +85°C		
3dB bandwidth, Av=+1	FREQUENCY DOMAIN RESPO	NSE						
Av=+2		$V_{out} < 0.5 V_{op}$	135	100	80	70	MHz	i
gain flatness         V <sub>out</sub> < 0.50 V <sub>pp</sub> 40         25         22         20         MHz           gain flatness         V <sub>out</sub> < 0.50 V <sub>pp</sub> 0.0         0.6         0.8         1.0         dB         B,1           rolloff         DC to 20MHz         0.05         0.5         0.7         0.7         dB         B,1           linear phase deviation         DC to 20MHz         0.2         1.0         1.5         1.5         0.7         0.7         dB         B,1           TIME DOMAIN RESPONSE           rise and fall time         1V step         5.5         7.5         9.0         10.0         ns           settling time         2V step to 0.1%         16         20         24         24         ns           overshoot         1V step         1         5         10         10         %           Stept setting time         2V step to 0.1%         16         20         24         24         ns           Stept set to 0.1%         1         5         10         10         %         40         Bc           Jaw harmonic distortion         1V <sub>pp</sub> 10MHz         -62         -50         -45         -43	-3dB bandwidth, Av=+1	$V_{out} < 0.5 V_{op}$	160	120	90	80	MHz	
gain flatness         V <sub>vul.</sub> < 0.5V <sub>pp</sub> 0.0         0.6         0.8         1.0         dB         B,1           Inear phase deviation         DC to 20MHz         0.0         0.5         0.5         0.7         0.7         dB         B,1           TIME DOMAIN RESPONSE rise and fall time         IV step         5.5         7.5         9.0         10.0         ns           rise and fall time         2V step to 0.1%         16         20         24         24         ns           overshoot         1V step         1         5         10         10         %           slew rate         5V step         500         300         275         250         V/µs           DISTORTION AND NOISE RESPONSE           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -45         -43         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -45         -43         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -56         -56         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         2.0         3.0         3.6	Av=+2	$V_{out} < 0.5 V_{oo}$	80	50	40	35	MHz	B,1
gain flatness         V <sub>vul.</sub> < 0.5V <sub>pp</sub> 0.0         0.6         0.8         1.0         dB         B,1           Inear phase deviation         DC to 20MHz         0.0         0.5         0.5         0.7         0.7         dB         B,1           TIME DOMAIN RESPONSE rise and fall time         IV step         5.5         7.5         9.0         10.0         ns           rise and fall time         2V step to 0.1%         16         20         24         24         ns           overshoot         1V step         1         5         10         10         %           slew rate         5V step         500         300         275         250         V/µs           DISTORTION AND NOISE RESPONSE           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -45         -43         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -45         -43         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         -62         -50         -56         -56         dBc         B           2m harmonic distortion         1V <sub>pm</sub> ,10MHz         2.0         3.0         3.6		$V_{out} < 5.0 V_{po}$	40	25	22	20	MHz	İ
Peaking rolloff   DC to 200MHz   D.0   0.0   0.5   0.7   0.7   dB   B,1	gain flatness	$V_{out} < 0.5 V_{pp}$						
Ininear phase deviation   DC to 20MHz   0.2   1.0   1.5   1.5   0   0	peaking	DC to 200MHz	0.0	0.6	0.8	1.0	dB (	B,1
Time Domain Response  rise and fall time	rolloff	DC to 20MHz	0.05	0.5	0.7	0.7		B,1
fise and fall time         1V step         5.5         7.5         9.0         10.0         ns           settling time         2V step to 0.1%         16         20         24         24         ns           overshoot         1V step         500         300         275         250         V/µs           DISTORTION AND NOISE RESPONSE           2™ harmonic distortion         1V pp, 10MHz         -62         -50         -45         -43         dBc         B           3™ harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           quivalent input noise         1MHz to 100MHz         2.0         2.5         2.8         2.8         nV/NHz           current         1MHz to 100MHz         2.0         3.0         3.6         4.6         pA/Hz           corsstalk         input referred, 10MHz         2.0         -58         -58         -58         dB           STATIC DC PERFORMANCE         1.0         2.0         3.0         3.5         mV         A           open-loop gain         1.0         2.0         3.0         3.5         mV         A           input offset voltage         1.5	linear phase deviation	DC to 20MHz	0.2	1.0	1.5	1.5	0	ļ
fise and fall time         1V step         5.5         7.5         9.0         10.0         ns           settling time         2V step to 0.1%         16         20         24         24         ns           overshoot         1V step         500         300         275         250         V/µs           DISTORTION AND NOISE RESPONSE           2™ harmonic distortion         1V pp, 10MHz         -62         -50         -45         -43         dBc         B           3™ harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           quivalent input noise         1MHz to 100MHz         2.0         2.5         2.8         2.8         nV/NHz           current         1MHz to 100MHz         2.0         3.0         3.6         4.6         pA/Hz           corsstalk         input referred, 10MHz         2.0         -58         -58         -58         dB           STATIC DC PERFORMANCE         1.0         2.0         3.0         3.5         mV         A           open-loop gain         1.0         2.0         3.0         3.5         mV         A           input offset voltage         1.5	TIME DOMAIN RESPONSE		1					
Overshoot slew rate         1V step 5V step         1 5 5 300         10 275         250         V/µs           DISTORTION AND NOISE RESPONSE           2™ harmonic distortion         1V pp, 10MHz         -62         -50         -45         -43         dBc         B           3™ harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V pp, 10MHz         -72         -60         -56         -56         dBc         B           autrage         1MHz to 100MHz         2.0         3.0         3.6         4.6         pA/Hz         Dp/√Hz         Dp/√Hz         Dp//Hz         Dp//Hz <t< td=""><td></td><td>1V step</td><td>5.5</td><td>7.5</td><td>9.0</td><td>10.0</td><td>ns</td><td></td></t<>		1V step	5.5	7.5	9.0	10.0	ns	
overshoot slew rate         1 V step 5V step         1 5 500         10 275         10 250         % V/μs           DISTORTION AND NOISE RESPONSE           2™ harmonic distortion         1V <sub>pp</sub> ,10MHz         -62         -50         -45         -43         dBc         B           3™ harmonic distortion         1V <sub>pp</sub> ,10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V <sub>pp</sub> ,10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V <sub>pp</sub> ,10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V <sub>pp</sub> ,10MHz         -72         -60         -56         -56         dBc         B           adil harmonic distortion         1V <sub>pp</sub> ,10MHz         2.0         3.0         3.6         4.6         pp/\/NHz         B           autrage drift         1MHz to 100MHz         2.0         3.0         3.6         4.6         pp/\/NHz         pp/\/NHz         D         D         D         D         D         D         D         D         D         D         D         D         D         D	settling time		16	20	24	24	ns	[
DISTORTION AND NOISE RESPONSE           2™ harmonic distortion         1V <sub>pp</sub> , 10MHz         -62         -50         -45         -43         dBc         B           3™ harmonic distortion         1V <sub>pp</sub> , 10MHz         -72         -60         -56         -56         dBc         B           dBc         dBc         B         dBc         B         B         dBc         B           dBc         1MHz to 100MHz         2.0         2.5         2.8         2.8         nV/√Hz         pA/√Hz           current         1MHz to 100MHz         2.0         3.0         3.6         4.6         pA/√Hz           crosstalk         input referred, 10MHz         -62         -58         -58         -58         dB           STATIC DC PERFORMANCE           open-loop gain         60         56         50         50         dB           input offset voltage         1.0         2.0         3.0         3.5         mV         A           average drift         1.5         25         40         65         μA         A           input offset current         0.3         3         5         5         mA         A           average drift	overshoot	1V step	1	5	10	10	%	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	slew rate	5V step	500	300	275	250	V/μs	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	DISTORTION AND NOISE RESI	PONSE		<del>                                     </del>			<u> </u>	† · · ·
3 <sup>rd</sup> harmonic distortion equivalent input noise voltage current 1MHz to 100MHz 2.0   2.0   2.5   2.8   2.8   nV/√Hz pA/√Hz crosstalk   input referred, 10MHz   -62   -58   -58   -58   dB			- 62	- 50	- 45	- 43	dBc	В
equivalent input noise voltage current 1MHz to 100MHz 2.0 2.5 2.8 2.8 pA/√Hz crosstalk input referred, 10MHz 2.0 3.0 3.6 4.6 pA/√Hz dB 2.0 3.0 3.6 4.6 pA/√Hz crosstalk input referred, 10MHz 2.0 2.0 3.0 3.6 4.6 pA/√Hz dB 2.0 2.5 5.8 -58 -58 dB 2.8 pA/√Hz dB 2.0 2.0 3.0 3.6 4.6 pA/√Hz dB 2.0 2.0 3.0 3.5 mV A 2.0 2.0 3.0 3.5 mV A 2.0 3.0 3.0 3.5 mV A 2.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3.0 3	3rd harmonic distortion		11			- 56		
voltage current         1MHz to 100MHz 1MHz to 100MHz 1MHz to 100MHz         2.0         2.5         2.8         2.8         nV/√Hz pA√Hz pA√Hz           crosstalk         input referred, 10MHz         -62         -58         -58         -58         dB           STATIC DC PERFORMANCE open-loop gain input offset voltage average drift         60         56         50         50         dB           input offset voltage average drift         1.0         2.0         3.0         3.5         mV         A           input bias current average drift         1.5         25         40         65         μA         A           input offset current average drift         0.3         3         5         5         μA         A           input offset current average drift         5          25         50         nA/°C         pA           input offset current average drift         5          25         50         nA/°C         pA           swerage drift power supply rejection ratio common-mode rejection ratio supply current         66         60         55         55         dB         B           MISCELLANEOUS PERFORMANCE input capacitance         common-mode differential-mode         500         250         125	equivalent input noise							
current crosstalk         1MHz to 100MHz input referred, 10MHz         2.0         3.0         3.6         4.6         pA/√Hz dB           STATIC DC PERFORMANCE           open-loop gain input offset voltage average drift         60         56         50         50         dB           input bias current average drift         1.0         2.0         3.0         3.5         mV         A           input offset current average drift         1.5         25         40         65         µA         A           input offset current average drift         0.3         3         5         5         µA         A           input offset current average drift         0.3         5          600         700         nA/°C           input offset current average drift         0.3         5          600         700         nA/°C           input offset current average drift         0.3         5          25         50         nA/°C           power supply rejection ratio supply rejection ratio per channel, R <sub>L</sub> =∞         66         60         55         55         dB         B           supply current         per channel, R <sub>L</sub> =∞         11         12         13         15         mA		1MHz to 100MHz	ll 2.0 l	2.5	2.8	2.8	nV/√Hz	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	current	1MHz to 100MHz	2.0	3.0		4.6	pA/√Hz	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	crosstalk	input referred, 10MHz	- 62			- 58	dB	ĺ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	STATIC DC PERFORMANCE							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			60	56	50	50	dB	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1.0	2.0		3.5	mV	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			]] - ]	25	1			Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			150	1	-	700		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				3				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	average drift					50		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				60		55	dB	∥в
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			63	57		52	dB	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		per channel, R <sub>L</sub> = ∞					mA	A
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MISCELLANEOUS PERFORMA	NCE						1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			500	250	125	125	$  _{\mathbf{k}\Omega}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	F							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	input capacitance						11	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t							
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	output resistance							
$R_i=100\Omega$ $\pm 3.5$ $\pm 3.2$ $\pm 2.6$ $\pm 1.3$ V input voltage range common mode $\pm 3.7$ $\pm 3.5$ $\pm 3.3$ $\pm 3.3$ V	•		11			1		
input voltage range common mode   ± 3.7   ± 3.5   ± 3.3   V								
	inout voltage range		1					
		common mode			1 '		11 -	
			II I		1		[]	11

Absolute	Maximum	Patings
	N/1/2 X	

supply voltage	±7V
short circuit current	(note 2)
common-mode input voltage	±V <sub>cc</sub>
differential input voltage	±10V
maximum junction temperature	+200°C
storage temperature	-65°C to+150°C
lead temperature (soldering 10 sec)	+300°C

# Notes

A)J-level: spec is 100% tested at +25°C, sample tested at +85°C. L-level: spec is 100% wafer probed at 25°C.

- B) J-level: spec is sample tested at 25°C.
  - 1) Spec is guaranteed at 0.5Vpp but tested at 0.1Vpp.
  - Output is short circuit protected to ground, however maximum reliability is obtained if output current does not exceed 200mA.

# Ordering Information

Temperature Range	Description
-40°C to +85°C	8-pin PDIP
-40°C to +85°C	8-pin SOIC
-40°C to +85°C	dice
-55°C to +125°C	8-pin CerDIP, MIL-STD-883
-55°C to +125°C	dice, MIL-STD-883
-40°C to +85°C	8-pin CerDIP
-55°C to +125°C	DESC SMD
	-40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C -55°C to +125°C -40°C to +85°C


\*See CLC428 MIL-883 Data Sheet for Specifications

# Package Thermal Resistance

Package	θ <sub>jc</sub>	$\theta_{jA}$
Plastic (AJP)	75°/W	90°/W
Surface Mount (AJE)	90°/W	105°/W

#### CLC428 Typical Performance (TA=+25 C, Ay=+2, Vcc= ± 5V, Rf=100Q, Rt=100Q, unless noted) Frequency Response vs. Load Resistance Inverting Frequency Response Non-Inverting Frequency Response $R_i = 1k\Omega$ Phase Phase (deg) Gain Gain Gain Magnitude (1dB/div) (deg Magnitude (1dB/div) Aganitude (1dB/div) Phase Phase 0 ιiο -45 45 -90 -90 R =500 -135 Vout=100mVpp Vout=100mVpp Vout=100mVpp -180 100M 1M 100M 1M 10M 100M 10M Frequency (Hz) Frequency (Hz) Frequency (Hz) Gain Flatness & Linear Phase Deviation Frequency Response vs. Capacitive Load Frequency Response vs. Output Amplitude 0.20 C<sub>L</sub>=100pF R<sub>s</sub>=15Ω C<sub>L</sub>=30pF R<sub>s</sub>=0Ω Gain 0.12 -0.02 Gain Vout=200mVpp Magnitude (1dB/div) Magnitude (1dB/div) B) 0.04 -0.04 Aagnitude -0.04 -0.06-0.12 -0.08 il -0.10 -0.20 20M 10M Frequency (Hz) 10M 10M 100M 1M Frequency (Hz) Frequency (Hz) Open-Loop Gain & Phase Channel-to-Channel Crosstalk Maximum Output Voltage vs. Load -30 80 70 Phase Gain 60 Crosstalk Isolation (dB) Open-Loop Gain (dB) Vout (Volts) (deg) -50 0 -60 -45 10 2.0 -80 100k 100M 1M 25 50 100 100M Frequency (Hz) $\mathsf{Load}\Omega$ Frequency (Hz) 2nd Harmonic Distortion vs. Pour 3rd Harmonic Distortion vs. Pout 2nd and 3rd Harmonic Distortion -40 -20 --20 -45 20MHz -30 -30 20MHz -50 Distortion Level (dBc) Distortion Level (dBc) (dBc) -55 2nd 10MHz 10MHz Distortion Level -60 -50 -65 -60 -60 5MHz 2nd -70 -70 -70 -75 $V_{out}=1V_{pp}$ -80 3 4 5 Output (V<sub>pp</sub>) 3 4 5 Output (V<sub>pp</sub>) 50M Frequency (Hz) 2-Tone, 3rd Order Intermodulation Intercept Closed-Loop Output Resistance **Equivalent Input Noise** 10 Input Voltage Noise (nV/√Hz) Current Current Noise R<sub>o</sub>(D) 를 40 age 38 0.10 (pA/vHz) Voltage 34 32 0.01 100M 1M 100 1k 100k 100M 1000 Frequency (Hz) Frequency (Hz) Frequency (kHz) 3-51

# CLC428 Typical Performance (TA=+25 C, Ay=+2, $V_{cc}$ =+5V, Rf=100 $\Omega$ , Rl=100 $\Omega$ , unless noted)



# **Application Discussion**

# **Low Noise Design**

Ultimate low noise performance from circuit designs using the CLC428 requires the proper selection of external resistors. By selecting appropriate low-valued resistors for  $R_f$  and  $R_g$ , amplifier circuits using the CLC428 can achieve output noise that is approximately the equivalent voltage input noise of 2.0 nV/ $\sqrt{Hz}$  multiplied by the desired gain (Av).

Each amplifier in the CLC428 has an equivalent input noise resistance which is optimum for matching source impedances of approximately 1k. Using a transformer, any source can be matched to achieve the lowest noise design.

For even lower noise performance than the CLC428, consider the CLC425 or CLC426 at 1.05 and 1.6 nV/ $\sqrt{\text{Hz}}$ , respectively.

## DC Bias Currents and Offset Voltages

Cancellation of the output offset voltage due to input bias currents is possible with the CLC428. This is done by making the resistance seen from the inverting and non-inverting inputs equal. Once done, the residual output offset voltage will be the input offset voltage (Vos) multiplied by the desired gain (Av). Comlinear Application Note OA-7 offers several solutions to further reduce the output offset.

# **Output and Supply Considerations**

With  $\pm 5V$  supplies, the CLC428 is capable of a typical output swing of  $\pm 3.8V$  under a no-load condition. Additional output swing is possible with slightly higher supply voltages. For loads of less than  $50\Omega$ , the output swing will be limited by the CLC428's output current capability, typically 80mA.

Output settling time when driving capacitive loads can be improved by the use of a series output resistor. See the plot labeled "Settling Time vs. Capacitive Load" in the Typical Performance section.

# Layout

Proper power supply bypassing is critical to insure good high frequency performance and low noise. De-coupling capacitors of 0.1µF should be place as close as possible to the power supply pins. The use of surface mounted capacitors is recommended due to their low series inductance.

A good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitance from these nodes to ground causes frequency response peaking and possible circuit oscillation. See OA-15 for more information. Comlinear suggests the 730036 (through-hole) or the 730027 (SOIC) dual op amp evaluation board as a guide for high frequency layout and as an aid in device evaluation.

# Analog Delay Circuit (All-Pass Network)

The circuit in Figure 1 implements an all-pass network using the CLC428. A wide bandwidth buffer (CLC111) drives the circuit and provides a high input impedence for the source. As shown in Figure 2, the circuit provides a




Figure 1




Figure 2

13.1ns delay (with R=40.2 $\Omega$ , C=47pF). R<sub>f</sub> and R<sub>g</sub> should be of equal and low value for parasitic insensitive operation. The circuit gain is +1 and the delay is determined by the following equations.

$$\tau_{delay} = 2(2RC + T_d)$$
 Eq. 1

$$T_{d} = \frac{1}{360} \frac{d\phi}{df};$$
 Eq. 2


where  $T_d$  is the delay of the op amp at  $A_V=+1$ . The CLC428 provides a typical delay of 2.8ns at its -3dB point.

# Full Duplex Digital or Analog Transmission

Simultaneous transmission and reception of analog or digital signals over a single coaxial cable or twisted-pair line can reduce cabling requirements. The CLC428's wide bandwidth and high common-mode rejection in a differential amplifier configuration allows full duplex transmission of video, telephone, control and audio signals.

In the circuit shown in Figure 3, one of the CLC428's amps is used as a "driver" and the other as a difference "receiver" amplifier. The output impedance of the "driver" is essentially zero. The two R's are chosen to match the characteristic impedance of the transmission line. The "driver" op amp gain can be selected for unity or greater.

Receiver amplifier  $A_2$  ( $B_2$ ) is connected across R and forms differential amplifier for the signals transmitted by driver  $A_1$  ( $B_1$ ). If the coax cable is lossless and  $R_f$  equals  $R_0$ , receiver  $A_2$  ( $B_2$ ) will then reject the signals from driver



 $A_1$  ( $B_1$ ) and pass the signals from driver  $B_1$  ( $A_1$ ). The output of the receiver amplifier will be:

$$V_{out_{A(B)}} = \frac{1}{2}V_{in_{A(B)}} \left(1 - \frac{R_f}{R_g}\right) + \frac{1}{2}V_{in_{B(A)}} \left(1 + \frac{R_f}{R_g}\right)$$
 Eq. 3

Care must be given to layout and component placement to maintain a high frequency common-mode rejection. The plot of Figure 4 shows the simultaneous reception of signals transmitted at 1MHz and 10MHz.




Figure 4

## **Five Decade Integrator**

A composite integrator, as shown in Figure 5, uses the CLC428 dual op amp to increase the circuits' usable frequency range of operation. The transfer function of this circuit is:

$$V_{o} = \frac{1}{RC} \int V_{in} dt \qquad Eq. 4$$

$$V_{in} \qquad V_{in} $

Figure 5

A resistive divider made from the  $143\Omega$  and  $60.4\Omega$  resistors was chosen to reduce the loop-gain and stabilize the network. The CLC428 composite integrator provides integration over five decades of operation. R and C set the integrator's gain. Figure 6 shows the frequency and phase response of the circuit in Figure 5 with R=44.2 $\Omega$  and C=360pF.




Figure 6

## **Positive Peak Detector**

The CLC428's dual amplifiers can be used to implement a unity-gain peak detector circuit as shown in Figure 7.




Figure 7

The acquisition speed of this circuit is limited by the dynamic resistance of the diode when charging C<sub>hold</sub>. A plot of the of the circuit's performance is shown in Figure 8 with a 1MHz sinusoidal input.




Figure 8

A current source, built around  $Q_1$ , provides the necessary bias current for the second amplifier and prevents saturation when power is applied. The resistor, R, closes the loop while diode  $D_2$  prevents negative saturation when  $V_{in}$  is less than  $V_c$ . A MOS-type switch (not shown) can be used to reset the capacitor's voltage.

The maximum speed of detection is limited by the delay of the op amps and the diodes. The use of Schottky diodes will provide faster response.

# Adjustable or Bandpass Equalizer

A "boost" equalizer can be made with the CLC428 by summing a bandpass response with the input signal, as shown in Figure 9.




Figure 9

The overall transfer function is shown in Eq. 5.

$$\frac{V_{\text{out}}}{V_{\text{in}}} = \left(\frac{R_{\text{b}}}{K(R_{\text{a}} + R_{\text{b}})}\right) \frac{s2Q\omega_{\text{o}}}{s^2 + s\frac{\omega_{\text{o}}}{Q} + \omega_{\text{o}}^2} - 1$$
 Eq. 5

To build a boost circuit, use the design equations Eq. 6 and Eq. 7.

$$\frac{R_2C}{2} = \frac{Q}{\omega_0}$$
,  $2C(R_a||R_b) = \frac{1}{Q\omega_0}$  Eq. 6,7

Select  $R_2$  and C using Eq. 6. Use reasonable values for high frequency circuits -  $R_2$  between  $10\Omega$  and  $5k\Omega$ , C between 10pF and 2000pF. Use Eq. 7 to determine the parallel combination of  $R_a$  and  $R_b$ . Select  $R_a$  and  $R_b$  by either the  $10\Omega$  to  $5k\Omega$  criteria or by other requirements based on the impedance  $V_{in}$  is capable of driving. Finish the design by determining the value of K from Eq. 8.

Peak Gain = 
$$\frac{V_{out}}{V_{in}} (\omega_o) = \frac{R_2}{2KR_a} - 1$$
 Eq. 8

Figure 10 shows an example of the response of the circuit of Figure 9, where  $f_0$  is 2.3MHz. The component values are as follows:  $R_a = 2.1k\Omega$ ,  $R_b = 68.5\Omega$ ,  $R_2 = 4.22k\Omega$ ,  $R = 500\Omega$ ,  $KR = 50\Omega$ , C = 120pF.




Figure 10