GSI TECHNOLOGY

165-Bump BGA
Commercial Temp
Industrial Temp

36Mb SigmaDDR-II™
Burst of 2 SRAM

250 MHz–167 MHz
1.8 V V_{DD}
1.8 V and 1.5 V I/O

Features

- Simultaneous Read and Write SigmaDDR-II™ Interface
- Common I/O bus
- JEDEC-standard pinout and package
- Double Data Rate interface
- Byte Write (x36, x18, and x9) and Nybble Write (x8) function
- Burst of 2 Read and Write
- 1.8 V +100/–100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation with self-timed Late Write
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available
- Pin-compatible with present 9Mb, 18Mb, 72Mb and 144Mb devices

SigmaDDR-II™ Family Overview

The GS8342T08/09/18/36AE are built in compliance with the SigmaDDR-II SRAM pinout standard for Common I/O synchronous SRAMs. They are 37,748,736-bit (36Mb) SRAMs. The GS8342T08/09/18/36AE SigmaDDR-II SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8342T08/09/18/36AE SigmaDDR-II SRAMs are synchronous devices. They employ two input register clock inputs, K and $\overline{K}$. K and $\overline{K}$ are independent single-ended clock

inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock inputs quasi-independently with the C and $\overline{C}$ clock inputs. C and $\overline{C}$ are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead.

Each internal read and write operation in a SigmaDDR-II B2 RAM is two times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed.

When a new address is loaded into a x18 or x36 version of the part, A0 is used to initialize the pointers that control the data multiplexer / de-multiplexer so the RAM can perform "critical word first" operations. From an external address point of view, regardless of the starting point, the data transfers always follow the same sequence {0, 1} or {1, 0} (where the digits shown represent A0).

Unlike the x18 and x36 versions, the input and output data multiplexers of the x8 and x9 versions are not preset by address inputs and therefore do not allow "critical word first" operations. The address fields of the x8 and x9 SigmaDDR-II B2 RAMs are one address pin less than the advertised index depth (e.g., the 4M x 8 has a 2M addressable index, and A0 is not an accessible address pin).

Parameter Synopsis

	-250	-200	-167
tKHKH	4.0 ns	5.0 ns	6.0 ns
tKHQV	0.45 ns	0.45 ns	0.5 ns

1M x 36 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{CQ}$	NC	SA	$R/\overline{W}$	$\overline{BW2}$	$\overline{K}$	$\overline{BW1}$	$\overline{LD}$	SA	NC	CQ
B	NC	DQ27	DQ18	SA	$\overline{BW3}$	K	$\overline{BW0}$	SA	NC	NC	DQ8
C	NC	NC	DQ28	V_{SS}	SA	SA0	SA	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
H	$\overline{Doff}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	DQ10
P	NC	NC	DQ26	SA	SA	C	SA	SA	NC	DQ9	DQ0
R	TDO	TCK	SA	SA	SA	$\overline{C}$	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm^2 Body—1 mm Bump Pitch

Notes:
1. $\overline{BW0}$ controls writes to DQ0:DQ8; $\overline{BW1}$ controls writes to DQ9:DQ17; $\overline{BW2}$ controls writes to DQ18:DQ26; $\overline{BW3}$ controls writes to DQ27:DQ35
2. A2 and A10 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device. They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accomodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Addresses

A10	72Mb
A2	144Mb

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

2M x 18 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{CQ}$	NC	SA	$R/\overline{W}$	$\overline{BW1}$	$\overline{K}$	NC	$\overline{LD}$	SA	SA	CQ
B	NC	DQ9	NC	SA	NC	K	$\overline{BW0}$	SA	NC	NC	DQ8
C	NC	NC	NC	V_{SS}	SA	SA0	SA	V_{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{Doff}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ1	NC
N	NC	NC	DQ16	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	NC
P	NC	NC	DQ17	SA	SA	C	SA	SA	NC	NC	DQ0
R	TDO	TCK	SA	SA	SA	$\overline{C}$	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

Notes:

1. $\overline{BW0}$ controls writes to DQ0:DQ8; $\overline{BW1}$ controls writes to DQ9:DQ17
2. A2, A7, and B5 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device. They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accomodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Address

A2	72Mb
A7	144Mb
B5	288Mb

4M x 9 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{CQ}$	NC	SA	R/$\overline{W}$	NC	$\overline{K}$	NC	$\overline{LD}$	SA	SA	CQ
B	NC	NC	NC	SA	NC	K	$\overline{BW}$	SA	NC	NC	DQ4
C	NC	NC	NC	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	NC
D	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ5	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ3
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ6	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{Doff}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ2	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ7	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ1
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
N	NC	NC	NC	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	NC
P	NC	NC	DQ8	SA	SA	C	SA	SA	NC	NC	DQ0
R	TDO	TCK	SA	SA	SA	$\overline{C}$	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm^2 Body—1 mm Bump Pitch

Notes:
1. Unlike the x36 and x18 versions of this device, the x8 and x9 versions do not give the user access to A0 and A1. SA0 is set to 0 at the beginning of each access.
2. A2, A7, and B5 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device. They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accomodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Address

A2	72Mb
A7	144Mb
B5	288Mb

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

4M x 8 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{CQ}$	NC	SA	$R/\overline{W}$	$\overline{NW1}$	$\overline{K}$	NC	$\overline{LD}$	SA	SA	CQ
B	NC	NC	NC	SA	NC	K	$\overline{NW0}$	SA	NC	NC	DQ3
C	NC	NC	NC	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	NC
D	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{Doff}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
N	NC	NC	NC	V_{SS}	SA	SA	SA	V_{SS}	NC	NC	NC
P	NC	NC	DQ7	SA	SA	C	SA	SA	NC	NC	NC
R	TDO	TCK	SA	SA	SA	$\overline{C}$	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm^2 Body—1 mm Bump Pitch

Notes:
1. Unlike the x36 and x18 versions of this device, the x8 and x9 versions do not give the user access to A0 and A1. SA0 is set to 0 at the beginning of each access.
2. $\overline{NW0}$ controls writes to DQ0:DQ3, $\overline{NW1}$ controls writes to DQ4:DQ7
3. A2, A7, and B5 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device. They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accomodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Address

A2	72Mb
A7	144Mb
B5	288Mb

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Pin Description Table

Symbol	Description	Type	Comments
SA	Synchronous Address Inputs	Input	—
NC	No Connect	—	—
R/$\overline{\text{W}}$	Synchronous Read/Write	Input	—
$\overline{\text{BW0}}$–$\overline{\text{BW3}}$	Synchronous Byte Writes	Input	Active Low x18/x36 only
$\overline{\text{NW0}}$–$\overline{\text{NW1}}$	Nybble Write Control Pin	Input	Active Low x8 only
$\overline{\text{LD}}$	Synchronous Load Pin	Input	Active Low
K	Input Clock	Input	Active High
$\overline{\text{K}}$	Input Clock	Input	Active Low
C	Output Clock	Input	Active High
$\overline{\text{C}}$	Output Clock	Input	Active Low
TMS	Test Mode Select	Input	—
TDI	Test Data Input	Input	—
TCK	Test Clock Input	Input	—
TDO	Test Data Output	Output	—
V$_{REF}$	HSTL Input Reference Voltage	Input	—
ZQ	Output Impedance Matching Input	Input	—
DQ	Data I/O	Input/Output	Three State
$\overline{\text{Doff}}$	Disable DLL when low	Input	Active Low
CQ	Output Echo Clock	Output	—
$\overline{\text{CQ}}$	Output Echo Clock	Output	—
V$_{DD}$	Power Supply	Supply	1.8 V Nominal
V$_{DDQ}$	Isolated Output Buffer Supply	Supply	1.5 V Nominal
V$_{SS}$	Power Supply: Ground	Supply	—

Notes:
1. NC = Not Connected to die or any other pin.
2. C, $\overline{\text{C}}$, K, or $\overline{\text{K}}$ cannot be set to V$_{REF}$ voltage.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Background

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications. Therefore, the SigmaDDR-II SRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed Common I/O SRAM data bandwidth in half.

Burst Operations

Read and write operations are "burst" operations. In every case where a read or write command is accepted by the SRAM, it will respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and K#, as illustrated in the timing diagrams. This means that it is possible to load new addresses every K clock cycle. Addresses can be loaded less often, if intervening deselect cycles are inserted.

Deselect Cycles

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to the SRAM on the next cycle after a read command captured by the SRAM, the device will complete the two beat read data transfer and then execute the deselect command, returning the output drivers to high-Z. A high on the LD# pin prevents the RAM from loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer operations.

SigmaDDR-II B2 SRAM Read Cycles

The SRAM executes pipelined reads. The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. The read command (LD# low and R/W# high) is clocked into the SRAM by a rising edge of K. After the next rising edge of K, the SRAM produces data out in response to the next rising edge of C# (or the next rising edge of K#, if C and C# are tied high). The second beat of data is transferred on the next rising edge of C, for a total of two transfers per address load.

SigmaDDR-II B2 SRAM Write Cycles

The status of the Address, LD# and R/W# pins are evaluated on the rising edge of K. The SRAM executes "late write" data transfers. Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command (LD# and R/W# low) and the write address. To complete the remaining beat of the burst of two write transfer, the SRAM captures data in on the next rising edge of K#, for a total of two transfers per address load.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Power-Up Sequence for SigmaQuad-II SRAMs

SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.

Power-Up Sequence

1. Power-up and maintain $\overline{\text{Doff}}$ at low state.
   - 1a. Apply V_{DD}.
   - 1b. Apply V_{DDQ}.
   - 1c. Apply V_{REF} (may also be applied at the same time as V_{DDQ}).
2. After power is achieved and clocks (K, $\overline{\text{K}}$, C, $\overline{\text{C}}$) are stablized, change $\overline{\text{Doff}}$ to high.
3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.

Note:

The DLL may be reset by driving the $\overline{\text{Doff}}$ pin low or by stopping the K clocks for at least 30 ns. 1024 cycles of clean K clocks are always required to re-lock the DLL after reset.

DLL Constraints

- The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t_{KCVar}).
- The DLL cannot operate at a frequency lower than that specified by the t_{KHKH} maximum specification for the desired operating clock frequency.
- If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.

Note:

If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.

Special Functions

Byte Write and Nybble Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{\text{BW0}}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a beat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Nybble Write (4-bit) write control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, "Nybble Write Enable" and "$\overline{\text{NBx}}$" may be substituted in all the discussion above.

Example x18 RAM Write Sequence using Byte Write Enables

Data In Sample Time	$\overline{\text{BW0}}$	$\overline{\text{BW1}}$	D0–D8	D9–D17
Beat 1	0	1	Data In	Don't Care
Beat 2		0	Don't Care	Data In

Output Register Control

SigmaDDR-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and $\overline{\text{C}}$. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and $\overline{\text{K}}$ clocks. If the C and $\overline{\text{C}}$ clock inputs isare tied high, the RAM reverts to K and $\overline{\text{K}}$ control of the outputs, allowing the RAM to function as a conventional pipelined read SRAM.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Example Four Bank Depth Expansion Schematic

Note:
For simplicity $\overline{BW}n$ not shown.

FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

Common I/O SigmaDDR-II B2 SRAM Truth Table

K_n	$\overline{LD}$	R/$\overline{W}$	DQ		Operation
			A + 0	A + 1	
↑	1	X	Hi-Z	Hi-Z	Deselect
↑	0	0	D@K_{n+1}	D@$\overline{K}_{n+1}$	Write
↑	0	1	Q@$\overline{K}_{n+1}$ or $\overline{C}_{n+1}$	Q@K_{n+2} or C_{n+2}	Read

Note:
Q is controlled by K clocks if C clocks are not used.

B2 Byte Write Clock Truth Table

$\overline{BW}$	$\overline{BW}$	Current Operation	D	D
K ↑ (t_{n+1})	K ↑ (t_{n+2})	K ↑ (t_n)	K ↑ (t_{n+1})	K ↑ (t_{n+2})
T	T	Write Dx stored if $\overline{BWn}$ = 0 in both data transfers	D1	D2
T	F	Write Dx stored if $\overline{BWn}$ = 0 in 1st data transfer only	D1	X
F	T	Write Dx stored if $\overline{BWn}$ = 0 in 2nd data transfer only	X	D2
F	F	Write Abort No Dx stored in either data transfer	X	X

Notes:
1. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
2. If one or more $\overline{BWn}$ = 0, then $\overline{BW}$ = "T", else $\overline{BW}$ = "F".

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

B2 Nybble Write Clock Truth Table

$\overline{NW}$	$\overline{NW}$	Current Operation	D	D
K↑ (t_{n+1})	K↑ (t_{n+2})	K↑ (t_n)	K↑ (t_{n+1})	K↑ (t_{n+2})
T	T	Write Dx stored if $\overline{NWn}$ = 0 in both data transfers	D1	D2
T	F	Write Dx stored if $\overline{NWn}$ = 0 in 1st data transfer only	D1	X
F	T	Write Dx stored if $\overline{NWn}$ = 0 in 2nd data transfer only	X	D2
F	F	Write Abort No Dx stored in either data transfer	X	X

Notes:
1. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
2. If one or more $\overline{NWn}$ = 0, then $\overline{NW}$ = "T", else $\overline{NW}$ = "F".

x36 Byte Write Enable ($\overline{BWn}$) Truth Table

$\overline{BW0}$	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	D0–D8	D9–D17	D18–D26	D27–D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Don't Care	Don't Care
1	0	1	1	Don't Care	Data In	Don't Care	Don't Care
0	0	1	1	Data In	Data In	Don't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Data In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	Data In	Don't Care	Data In
0	0	1	0	Data In	Data In	Don't Care	Data In
1	1	0	0	Don't Care	Don't Care	Data In	Data In
0	1	0	0	Data In	Don't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In

x18 Byte Write Enable ($\overline{BWn}$) Truth Table

$\overline{BW0}$	$\overline{BW1}$	D0–D8	D9–D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In

x8 Nybble Write Enable ($\overline{NWn}$) Truth Table

$\overline{NW0}$	$\overline{NW1}$	D0–D3	D4–D7
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In

*Assuming stable conditions, the RAM can achieve optimum impedance within 1024 cycles.

Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V_{DD} Pins	–0.5 to 2.9	V
V_{DDQ}	Voltage in V_{DDQ} Pins	–0.5 to V_{DD}	V
V_{REF}	Voltage in V_{REF} Pins	–0.5 to V_{DDQ}	V
$V_{I/O}$	Voltage on I/O Pins	–0.5 to V_{DDQ} +0.5 ($\leq$ 2.9 V max.)	V
V_{IN}	Voltage on Other Input Pins	–0.5 to V_{DDQ} +0.5 ($\leq$ 2.9 V max.)	V
I_{IN}	Input Current on Any Pin	+/–100	mA dc
I_{OUT}	Output Current on Any I/O Pin	+/–100	mA dc
T_J	Maximum Junction Temperature	125	^{o}C
T_{STG}	Storage Temperature	–55 to 125	^{o}C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{DD}	1.7	1.8	1.9	V
I/O Supply Voltage	V_{DDQ}	1.4	—	1.9	V
Reference Voltage	V_{REF}	0.68	—	0.95	V

Notes:

1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 1.4 V $\leq V_{DDQ} \leq$ 1.6 V (i.e., 1.5 V I/O) and 1.7 V $\leq V_{DDQ} \leq$ 1.9 V (i.e., 1.8 V I/O) and quoted at whichever condition is worst case.

2. The power supplies need to be powered up simultaneously or in the following sequence: V_{DD}, V_{DDQ}, V_{REF}, followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD}.

Operating Temperature

Parameter	Symbol	Min.	Typ.	Max.	Unit
Ambient Temperature (Commercial Range Versions)	T_A	0	25	70	°C
Ambient Temperature (Industrial Range Versions)	T_A	–40	25	85	°C

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
DC Input Logic High	V_{IH} (dc)	V_{REF} + 0.10	V_{DD} + 0.3 V	V	1
DC Input Logic Low	V_{IL} (dc)	–0.3 V	V_{REF} – 0.10	V	1

Notes:

1. Compatible with both 1.8 V and 1.5 V I/O drivers.
2. These are DC test criteria. DC design criteria is V_{REF} ± 50 mV. The AC V_{IH}/V_{IL} levels are defined separately for measuring timing parameters.
3. V_{IL} (Min) DC = –0.3 V, V_{IL}(Min) AC = –1.5 V (pulse width ≤ 3 ns).
4. V_{IH} (Max) DC = V_{DDQ} + 0.3 V, V_{IH}(Max) AC = V_{DDQ} + 0.85 V (pulse width ≤ 3 ns).

HSTL I/O AC Input Characteristics

| Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic High	V_{IH} (ac)	V_{REF} + 0.20	—	V	2,3
AC Input Logic Low	V_{IL} (ac)	—	V_{REF} – 0.20	V	2,3
V_{REF} Peak-to-Peak AC Voltage	V_{REF} (ac)	—	5% V_{REF} (DC)	V	1

Notes:

1. The peak-to-peak AC component superimposed on V_{REF} may not exceed 5% of the DC component of V_{REF}.
2. To guarantee AC characteristics, V_{IH},V_{IL}, Trise, and Tfall of inputs and clocks must be within 10% of each other.
3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.

Undershoot Measurement and Timing

Overshoot Measurement and Timing

Capacitance

(T_A = 25^{o}C, f = 1 MHz, V_{DD} = 3.3 V)

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	C_{IN}	V_{IN} = 0 V	4	5	pF
Output Capacitance	C_{OUT}	V_{OUT} = 0 V	6	7	pF
Clock Capacitance	C_{CLK}	—	5	6	pF

Note:
This parameter is sample tested.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

AC Test Conditions

Parameter	Conditions
Input high level	V_{DDQ}
Input low level	0 V
Max. input slew rate	2 V/ns
Input reference level	$V_{DDQ}/2$
Output reference level	$V_{DDQ}/2$

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram

$RQ = 250 \Omega$ (HSTL I/O)
$V_{REF} = 0.75$ V

Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max
Input Leakage Current (except mode pins)	I_{IL}	$V_{IN} = 0$ to V_{DD}	–2 uA	2 uA
$\overline{Doff}$	I_{INDOFF}	$V_{DD} \geq V_{IN} \geq V_{IL}$ $0\ V \leq V_{IN} \leq V_{IL}$	–100 uA –2 uA	2 uA 2 uA
Output Leakage Current	I_{OL}	Output Disable, $V_{OUT} = 0$ to V_{DDQ}	–2 uA	2 uA

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V_{OH1}	$V_{DDQ}/2$	V_{DDQ}	V	1, 3
Output Low Voltage	V_{OL1}	Vss	$V_{DDQ}/2$	V	2, 3
Output High Voltage	V_{OH2}	$V_{DDQ} - 0.2$	V_{DDQ}	V	4, 5
Output Low Voltage	V_{OL2}	Vss	0.2	V	4, 6

Notes:
1. $I_{OH} = (V_{DDQ}/2) / (RQ/5)$ +/– 15% @ $V_{OH} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
2. $I_{OL} = (V_{DDQ}/2) / (RQ/5)$ +/– 15% @ $V_{OL} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
3. Parameter tested with RQ = 250Ω and V_{DDQ} = 1.5 V or 1.8 V
4. $0\Omega \le RQ \le \infty\Omega$
5. $I_{OH} = -1.0$ mA
6. $I_{OL} = 1.0$ mA

Operating Currents

Parameter	Symbol	Test Conditions	-250		-200		-167		Notes
			0 to 70°C	−40 to 85°C	0 to 70°C	−40 to 85°C	0 to 70°C	−40 to 85°C	
Operating Current (x36): DDR	I_{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time ≥ t_{KHKH} Min	650 mA	660 mA	600 mA	610 mA	500 mA	510 mA	2, 3
Operating Current (x18): DDR	I_{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time ≥ t_{KHKH} Min	600 mA	610 mA	550 mA	560 mA	450 mA	460 mA	2, 3
Operating Current (x9): DDR	I_{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time ≥ t_{KHKH} Min	550 mA	560 mA	500 mA	510 mA	400 mA	410 mA	2, 3
Operating Current (x8): DDR	I_{DD}	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time ≥ t_{KHKH} Min	550 mA	560 mA	500 mA	510 mA	400 mA	410 mA	2, 3
Standby Current (NOP): DDR	I_{SB}	Device deselected, I_{OUT} = 0 mA, f = Max, All Inputs ≤ 0.2 V or ≥ V_{DD} – 0.2 V	220 mA	230 mA	210 mA	220 mA	200 mA	210 mA	2, 4

Notes:
1. Power measured with output pins floating.
2. Minimum cycle, I_{OUT} = 0 mA
3. Operating current is calculated with 50% read cycles and 50% write cycles.
4. Standby Current is only after all pending read and write burst operations are completed.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Not Recommended for New Design—Discontinued Product

GS8342T08/09/18/36AE-250/200/167

AC Electrical Characteristics

Parameter	Symbol	-250 Min	-250 Max	-200 Min	-200 Max	-167 Min	-167 Max	Units	Notes
Clock									
K, K̄ Clock Cycle Time / C, C̄ Clock Cycle Time	t_{KHKH} / t_{CHCH}	4.0	8.4	5.0	8.4	6.0	8.4	ns	
tTKC Variable	t_{KCVar}	—	0.2	—	0.2	—	0.2	ns	6
K, K̄ Clock High Pulse Width / C, C̄ Clock High Pulse Width	t_{KHKL} / t_{CHCL}	1.6	—	2.0	—	2.4	—	ns	
K, K̄ Clock Low Pulse Width / C, C̄ Clock Low Pulse Width	t_{KLKH} / t_{CLCH}	1.6	—	2.0	—	2.4	—	ns	
K to K̄ High / C to C̄ High	$t_{KHK̄H}$ / $t_{CHC̄H}$	1.8	—	2.2	—	2.7	—	ns	
K̄ to K High / C̄ to C High	$t_{K̄HKH}$ / $t_{C̄HCH}$	1.8	—	2.2	—	2.7	—	ns	
K, K̄ Clock High to C, C̄ Clock High	t_{KHCH}	0	1.8	0	2.3	0	2.8	ns	
DLL Lock Time	t_{KCLock}	1024	—	1024	—	1024	—	cycle	7
K Static to DLL reset	$t_{KCReset}$	30	—	30	—	30	—	ns	
Output Times									
K, K̄ Clock High to Data Output Valid / C, C̄ Clock High to Data Output Valid	t_{KHQV} / t_{CHQV}	—	0.45	—	0.45	—	0.5	ns	4
K, K̄ Clock High to Data Output Hold / C, C̄ Clock High to Data Output Hold	t_{KHQX} / t_{CHQX}	−0.45	—	−0.45	—	−0.5	—	ns	4
K, K̄ Clock High to Echo Clock Valid / C, C̄ Clock High to Echo Clock Valid	t_{KHCQV} / t_{CHCQV}	—	0.45	—	0.45	—	0.5	ns	
K, K̄ Clock High to Echo Clock Hold / C, C̄ Clock High to Echo Clock Hold	t_{KHCQX} / t_{CHCQX}	−0.45	—	−0.45	—	−0.5	—	ns	
CQ, CQ̄ High Output Valid	t_{CQHQV}	—	0.30	—	0.35	—	0.40	ns	8
CQ, CQ̄ High Output Hold	t_{CQHQX}	−0.30	—	−0.35	—	−0.40	—	ns	8
CQ Phase Distortion	$t_{CQHC̄QH}$ / $t_{C̄QHCQH}$	1.55	—	1.95	—	2.45	—	ns	
K Clock High to Data Output High-Z / C Clock High to Data Output High-Z	t_{KHQZ} / t_{CHQZ}	—	0.45	—	0.45	—	0.5	ns	4
K Clock High to Data Output Low-Z / C Clock High to Data Output Low-Z	t_{KHQX1} / t_{CHQX1}	−0.45	—	−0.45	—	−0.5	—	ns	4
Setup Times									
Address Input Setup Time	t_{AVKH}	0.5	—	0.6	—	0.7	—	ns	
Control Input Setup Time (R̄W̄, LD)	t_{IVKH}	0.5	—	0.6	—	0.7	—	ns	2
Control Input Setup Time (B̄W̄X̄, N̄W̄X̄)	t_{IVKH}	0.5	—	0.6	—	0.7	—	ns	3
Data Input Setup Time	t_{DVKH}	0.35	—	0.4	—	0.5	—	ns	

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

C and $\overline{C}$ Controlled Read First Timing Diagram

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

## K and K̄ Controlled Read First Timing Diagram

Not Recommended for New Design—Discontinued Product

C and $\overline{C}$ Controlled Write First Timing Diagram

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

K and K̄ Controlled Write First Timing Diagram

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

ЖЖЖ![header]

GS8342T08/09/18/36AE-250/200/167

JTAG Port Operation

Overview
The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD}. The JTAG output drivers are powered by V_{DD}.

Disabling the JTAG Port
It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS}. TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:
This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview
The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register
The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register
The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register
The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan

Not Recommended for New Design—Discontinued Product

Rev: 1.07 8/2012 23/32 © 2006, GSI Technology

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram

Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Not Used																				GSI Technology JEDEC Vendor ID Code											Presence Register
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0	0	1	1	0	1	1	0	0	1	1

Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram

Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins, therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1

JTAG TAP Instruction Set Summary

SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

| Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	V_{ILJ}	−0.3	$0.3 * V_{DD}$	V	1
Test Port Input High Voltage	V_{IHJ}	$0.6 * V_{DD}$	$V_{DD} +0.3$	V	1
TMS, TCK and TDI Input Leakage Current	I_{INHJ}	−300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I_{INLJ}	−1	100	uA	3
TDO Output Leakage Current	I_{OLJ}	−1	1	uA	4
Test Port Output High Voltage	V_{OHJ}	$V_{DD} - 200$ mV	—	V	5, 6
Test Port Output Low Voltage	V_{OLJ}	—	0.4	V	5, 7
Test Port Output CMOS High	V_{OHJC}	$V_{DD} - 100$ mV	—	V	5, 8
Test Port Output CMOS Low	V_{OLJC}	—	100 mV	V	5, 9

Notes:

1. Input Under/overshoot voltage must be $-1\ V < V_{IN} < V_{DDn} +1\ V$ not to exceed V maximum, with a pulse width not to exceed 20% tTKC.
2. $V_{ILJ} \leq V_{IN} \leq V_{DDn}$
3. $0\ V \leq V_{IN} \leq V_{ILJn}$
4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
5. The TDO output driver is served by the V_{DD} supply.
6. $I_{OHJ} = -2$ mA
7. $I_{OLJ} = + 2$ mA
8. $I_{OHJC} = -100$ uA
9. $I_{OLJC} = +100$ uA

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2$ V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	$V_{DD}/2$
Output reference level	$V_{DD}/2$

JTAG Port AC Test Load

* Distributed Test Jig Capacitance

Notes:
1. Include scope and jig capacitance.
2. Test conditions as shown unless otherwise noted.

JTAG Port Timing Diagram

JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	—	ns
TCK Low to TDO Valid	tTKQ	—	20	ns
TCK High Pulse Width	tTKH	20	—	ns
TCK Low Pulse Width	tTKL	20	—	ns
TDI & TMS Set Up Time	tTS	10	—	ns
TDI & TMS Hold Time	tTH	10	—	ns

Package Dimensions—165-Bump FPBGA (Package E)

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Ordering Information—GSI SigmaDDR-II SRAM

Org	Part Number1	Type	Package	Speed (MHz)	TA[2]
4M x 8	GS8342T08AE-250	SigmaDDR-II B2 SRAM	165-Pin BGA	250	C
4M x 8	GS8342T08AE-200	SigmaDDR-II B2 SRAM	165-Pin BGA	200	C
4M x 8	GS8342T08AE-167	SigmaDDR-II B2 SRAM	165-Pin BGA	167	C
4M x 8	GS8342T08AE-250I	SigmaDDR-II B2 SRAM	165-Pin BGA	250	I
4M x 8	GS8342T08AE-200I	SigmaDDR-II B2 SRAM	165-Pin BGA	200	I
4M x 8	GS8342T08AE-167I	SigmaDDR-II B2 SRAM	165-Pin BGA	167	I
4M x 9	GS8342T09AE-250	SigmaDDR-II B2 SRAM	165-Pin BGA	250	C
4M x 9	GS8342T09AE-200	SigmaDDR-II B2 SRAM	165-Pin BGA	200	C
4M x 9	GS8342T09AE-167	SigmaDDR-II B2 SRAM	165-Pin BGA	167	C
4M x 9	GS8342T09AE-250I	SigmaDDR-II B2 SRAM	165-Pin BGA	250	I
4M x 9	GS8342T09AE-200I	SigmaDDR-II B2 SRAM	165-Pin BGA	200	I
4M x 9	GS8342T09AE-167I	SigmaDDR-II B2 SRAM	165-Pin BGA	167	I
2M x 18	GS8342T18AE-250	SigmaDDR-II B2 SRAM	165-Pin BGA	250	C
2M x 18	GS8342T18AE-200	SigmaDDR-II B2 SRAM	165-Pin BGA	200	C
2M x 18	GS8342T18AE-167	SigmaDDR-II B2 SRAM	165-Pin BGA	167	C
2M x 18	GS8342T18AE-250I	SigmaDDR-II B2 SRAM	165-Pin BGA	250	I
2M x 18	GS8342T18AE-200I	SigmaDDR-II B2 SRAM	165-Pin BGA	200	I
2M x 18	GS8342T18AE-167I	SigmaDDR-II B2 SRAM	165-Pin BGA	167	I
1M x 36	GS8342T36AE-250	SigmaDDR-II B2 SRAM	165-Pin BGA	250	C
1M x 36	GS8342T36AE-200	SigmaDDR-II B2 SRAM	165-Pin BGA	200	C
1M x 36	GS8342T36AE-167	SigmaDDR-II B2 SRAM	165-Pin BGA	167	C
1M x 36	GS8342T36AE-250I	SigmaDDR-II B2 SRAM	165-Pin BGA	250	I
1M x 36	GS8342T36AE-200I	SigmaDDR-II B2 SRAM	165-Pin BGA	200	I
1M x 36	GS8342T36AE-167I	SigmaDDR-II B2 SRAM	165-Pin BGA	167	I
4M x 8	GS8342T08AGE-250	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	C
4M x 8	GS8342T08AGE-200	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	C
4M x 8	GS8342T08AGE-167	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	C
4M x 8	GS8342T08AGE-250I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	I
4M x 8	GS8342T08AGE-200I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	I
4M x 8	GS8342T08AGE-167I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	I
4M x 9	GS8342T09AGE-250	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	C
4M x 9	GS8342T09AGE-200	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	C

Notes:
1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8342T36AE-200T.
2. C = Commercial Temperature Range. I = Industrial Temperature Range.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Ordering Information—GSI SigmaDDR-II SRAM

Org	Part Number1	Type	Package	Speed (MHz)	TA^2
4M x 9	GS8342T09AGE-167	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	C
4M x 9	GS8342T09AGE-250I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	I
4M x 9	GS8342T09AGE-200I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	I
4M x 9	GS8342T09AGE-167I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	I
2M x 18	GS8342T18AGE-250	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	C
2M x 18	GS8342T18AGE-200	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	C
2M x 18	GS8342T18AGE-167	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	C
2M x 18	GS8342T18AGE-250I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	I
2M x 18	GS8342T18AGE-200I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	I
2M x 18	GS8342T18AGE-167I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	I
1M x 36	GS8342T36AGE-250	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	C
1M x 36	GS8342T36AGE-200	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	C
1M x 36	GS8342T36AGE-167	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	C
1M x 36	GS8342T36AGE-250I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	250	I
1M x 36	GS8342T36AGE-200I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	200	I
1M x 36	GS8342T36AGE-167I	SigmaDDR-II B2 SRAM	RoHS-compliant 165-Pin BGA	167	I

Notes:

1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8342T36AE-200T.
2. C = Commercial Temperature Range. I = Industrial Temperature Range.

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Revision History

Rev. Code: Old; New	Types of Changes Format or Content	Revisions
GS8342TxxA_r1		• Creation of new datasheet
GS8342TxxA_r1; GS8342TxxA_r1_01	Content	• Updated MAX tKHKH • (Rev. 1.01a: Updated Note 4 in HSTL Output Driver DC Electrical Characteristics table)
GS8342TxxA_r1_01; GS8342TxxA_r1_02	Content	• Updated tKHKH, tKHCH in AC Char table • Added tKHKH and CQ Phase Distortion to AC Char table
GS8342TxxA_r1_02; GS8342TxxA_r1_03	Content	• Added Power-up sequence section • Added CZ operating current numbers
GS8342TxxA_r1_03; GS8342TxxA_r1_04	Content	• Changed status to PQ
GS8342TxxA_r1_04; GS8342TxxA_r1_05	Content	• Added V_{REF} note to Pin Description table • Updated FLXDrive-II Output Driver Impedance Control section • Removed Preliminary banner due to production status
GS8342TxxA_r1_05; GS8342TxxA_r1_06	Content	• Revised AC Characteristics Table • Revised Four Bank Depth Expansion Schematic(pg. 10) • Updated JTAG Port AC Test Conditions (pg. 31) • Updated 165 BGA package drawing (pg. 33) • (Rev1.06a: Editorial updates)
GS8342TxxA_r1_06; GS8342TxxA_r1_07	Content	• Removed 333 & 300 MHz bins

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.