# **Signetics**

# 74LS259 Latch

8-Bit Addressable Latch Product Specification

# **Logic Products**

#### **FEATURES**

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as a 1-of-8 active HIGH decoder

#### DESCRIPTION

The '259 addressable latch has four distinct modes of operation that are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS259	19ns	22mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±5%; T <sub>A</sub> = 0°C to +70°C
Plastic DIP	N74LS259N
Plastic SO-16	N74LS259D

#### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	10LSul


#### NOTE:

A 74LS unit load (LSuI) is 20μA I<sub>IH</sub> and -0.4mA I<sub>IL</sub>.


latches, the enable should be held HIGH (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode ( $\overline{\text{CLR}} = \overline{\text{E}} = \text{LOW}$ ), addressed outputs will follow the level of

the D inputs, with all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.


#### PIN CONFIGURATION



#### LOGIC SYMBOL




## LOGIC SYMBOL (IEEE/IEC)



# Latch

74LS259

# LOGIC DIAGRAM



# MODE SELECT—FUNCTION TABLE

OPERATING		INPUTS OUTPUTS												
MODE	CLR	Ē	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>
Clear	L	Н	Х	х	x	Х	L	L	L	L	L	L	L	L
	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
Demultiplex	L	L	d	L	H	L	L	L	Q = d	L	L	L	L	L
(active HIGH decoder		•	•							•				
when $D = H$ )	•	•	•		•					•				
	•	•	•			•				•				
	L	L	d	Н	Н	н	L	L	L	L	L	L	L	Q = 0
Store (do nothing)	н	Н	x	Х	Х	Х	q <sub>0</sub>	q <sub>1</sub>	$q_2$	<b>q</b> <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	<b>q</b> <sub>7</sub>
	Н	L	d	L	L	L	Q = d	q <sub>1</sub>	<b>q</b> <sub>2</sub>	<b>q</b> <sub>3</sub>	q <sub>4</sub>	<b>q</b> <sub>5</sub>	q <sub>6</sub>	97
	Н	L	ď	Н	L	L	q <sub>0</sub>	Q = d	q <sub>2</sub>	q <sub>3</sub>	94	<b>q</b> <sub>5</sub>	96	97
	H	L	d	L	Н	L	qo	q <sub>1</sub>	Q = d	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	96	q <sub>7</sub>
Addressable latch	•	•		•	•		•	•	.	•	•	•		
	•	•	•	•			•		.	•	•	•		
	•	•	•	•	•	•		•	•	•	•	•		
	Н	L	d	Н	Н	н	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$q_3$	q <sub>4</sub>	q <sub>5</sub>	96	Q = 0

H = HiGH voltage level steady state.

L = LOW voltage level steady state.

X = Don't care.

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH Enable transition.

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

Latch

74LS259

# ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
Vcc	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	V
IIN	Input current	-30 to +1	mA
Vout	Voltage applied to output in HIGH output state	~0.5 to +V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature range	0 to 70	°C

# RECOMMENDED OPERATING CONDITIONS

			74LS				
	PARAMETER	Min	Nom	Max	UNIT		
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V		
V <sub>IH</sub>	HIGH-level input voltage	2.0			٧		
V <sub>IL</sub>	LOW-level input voltage			+0.8	V		
l <sub>IH</sub>	Input clamp current			-18	mA		
Юн	HIGH-level output current			-400	μА		
loL	LOW-level output current			8	mA		
TA	Operating free-air temperature	0		70	°C		

# DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

242445772								
	PARAMETER	TEST COND	TEST CONDITIONS			Max	UNIT	
V <sub>OH</sub>	HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V	L = MAX, I <sub>OH</sub> = MAX	2.7	3.4		٧	
	LOW Investment with the	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN,	I <sub>OL</sub> = MAX		0.35	0.5	٧	
VOL	LOW-level output voltage	V <sub>IL</sub> ≈ MAX	I <sub>OL</sub> = 4mA (74LS)		0.25	0.4	٧	
VIK	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> ≈ I <sub>IK</sub>				-1.5	٧	
lı .	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V				0.1	mA	
l <sub>IH</sub>	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$				20	μΑ	
Iμ	LOW-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V				-0.4	mA	
los	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX		-20		-100	mA	
lcc	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX			22	36	mA	

# NOTES:

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

<sup>2.</sup> All typical values are at  $V_{\rm CC}$  = 5V,  $T_{\rm A}$  = 25°C.

<sup>3.</sup> I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

<sup>4.</sup> Measure  $I_{CC}$  with the inputs grounded and the outputs open.

# Latch 74LS259

# AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	UNIT	
		TEST CONDITIONS	C <sub>L</sub> = 15pF		
			Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Enable to output	Waveform 1		35 24	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 2		32 21	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Address to output	Waveform 3		38 29	ns
t <sub>PHL</sub>	Propagation delay, clear to output	Waveform 4		27	ns

# AC SET-UP REQUIREMENTS

	PARAMETER	TEST CONDITIONS		74LS		
	PARAMETER	TEST CONDITIONS	Min Max		UNIT	
t <sub>W</sub>	Enable pulse width	Waveform 1	15		ns	
tw	Clear pulse width	Waveform 4	15		ns	
t <sub>s</sub> (H)	Set-up time HIGH, data to enable	Waveform 5	15		ns	
t <sub>h</sub> (H)	Hold time HIGH, data to enable	Waveform 5	5		ns	
t <sub>s</sub> (L)	Set-up time LOW, data to enable	Waveform 5	15		ns	
t <sub>h</sub> (L)	Hold time LOW, data to enable	Waveform 5	5		ns	
t <sub>s</sub>	Set-up time, address to enable <sup>(a)</sup>	Waveform 6	15		ns	
th	Hold time, address to enable(b)	Waveform 6	15		ns	


## NOTES:

a. The Address to Enable set-up time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


Latch 74LS259


# **AC WAVEFORMS**



Latch 74LS259

## TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$  for 74LS;  $V_{M} = 1.5V$  for all other TTL families.

## Test Circuit For 74 Totem-Pole Outputs

## **DEFINITIONS**

R<sub>L</sub> = Load resistor to V<sub>CC</sub>; see AC CHARACTERISTICS for value.

 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$  Values should be less than or equal to the table entries.

## Input Pulse Definition

	FAMILY	INPUT PULSE REQUIREMENTS							
1	FAMILY	Amplitude	Rep. Rate	Pulse Width	t <sub>TLH</sub>	t <sub>THL</sub>			
	74	3.0V	1MHz	500ns	7ns	7ns			
	74LS	3.0V	1MHz	500ns	15ns	6ns			
1	748	3.0V	1MHz	500ns	2.5ns	2.5ns			