

# M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

## FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M4V16165BTP-6,-6S	60	15	30	15	110	285
M5M4V16165BTP-7,-7S	70	20	35	20	130	255

- Standard 50 pin TSOP
- Single 3.3V ±0.3V supply
- Low stand-by power dissipation  
1.8mW (Max) ----- CMOS Input level
- Low operating power dissipation  
M5M4V16165BTP-6,-6S ----- 345.0mW (Max)  
M5M4V16165BTP-7,-7S ----- 310.0mW (Max)
- Hyper-page mode, Read-modify-write, RAS-only refresh  
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance  
All inputs, output TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A<sub>0</sub>~A<sub>11</sub>)


## APPLICATION

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT

## PIN DESCRIPTION

Pin name	Function
A <sub>0</sub> ~A <sub>11</sub>	Address inputs
DQ <sub>1</sub> ~DQ <sub>16</sub>	Data inputs/outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+3.3V)
Vss	Ground (0V)

## PIN CONFIGURATION (TOP VIEW)



Outline 50P3W-L (400mil TSOP Normal Bend)

NC : NO CONNECTION

6249825 0029180 T00

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### FUNCTION


The M5M4V16165BTP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g.,

hyper page mode,  $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ1-DQ8	DQ9-DQ16
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before $\overline{\text{RAS}}$ refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



6249825 0029181 947



## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to V <sub>SS</sub>	-0.5~4.6	V
V <sub>I</sub>	Input voltage		-0.5~4.6	V
V <sub>O</sub>	Output voltage		-0.5~4.6	V
I <sub>O</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25 °C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.0		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to V<sub>SS</sub>.

ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0~70°C, V<sub>CC</sub>=3.3V±0.3V, V<sub>SS</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage		I <sub>OH</sub> =-2.0mA	2.4		V <sub>CC</sub>	V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> =2.0mA	0		0.4	V
I <sub>OZ</sub>	Off-state output current		Q floating 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-10		10	μA
I <sub>I</sub>	Input current		0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> +0.3V, Other inputs pins=0V	-10		10	μA
I <sub>CC1(AV)</sub>	Average supply current from V <sub>CC</sub> , operating (Note 3,4,5)	M5M4V16165B-6,-6S	RAS, CAS cycling trc=twc=min. output open			95	mA
		M5M4V16165B-7,-7S				85	
I <sub>CC2</sub>	Supply current from V <sub>CC</sub> , stand-by (Note 6)		RAS = CAS = V <sub>IH</sub> , output open			2	mA
		M5M4V16165B-6,-7	RAS = CAS ≥ V <sub>CC</sub> - 0.2V, output open			0.5	
		M5M4V16165B-6S,-7S	RAS = CAS ≥ V <sub>CC</sub> - 0.2V, output open			0.15	
I <sub>CC3(AV)</sub>	Average supply current from V <sub>CC</sub> , refreshing (Note 3,5)	M5M4V16165B-6,-6S	RAS cycling, CAS = V <sub>IH</sub> trc=min. output open			95	mA
		M5M4V16165B-7,-7S				85	
I <sub>CC4(AV)</sub>	Average supply current from V <sub>CC</sub> Hyper-Page-Mode (Note 3,4,5)	M5M4V16165B-6,-6S	RAS = V <sub>IL</sub> , CAS cycling tPC=min. output open			130	mA
		M5M4V16165B-7,-7S				110	
I <sub>CC6(AV)</sub>	Average supply current from V <sub>CC</sub> CAS before RAS refresh mode (Note 3)	M5M4V16165B-6,-6S	CAS before RAS refresh cycling trc=min. output open			95	mA
		M5M4V16165B-7,-7S				85	

Note 2: Current flowing into an IC is positive, out is negative.

3: I<sub>CC1(AV)</sub>, I<sub>CC3(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I<sub>CC1(AV)</sub> and I<sub>CC4(AV)</sub> are dependent on output loading. Specified values are obtained with the output open.

5: Column address can be changed once or less while RAS = V<sub>IL</sub> and LCAS/UCAS = V<sub>IH</sub>.

6249825 0029182 883

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### CAPACITANCE (Ta=00~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I(A)</sub>	Input capacitance, address inputs	V <sub>i</sub> =V <sub>ss</sub> f=1MHz V <sub>i</sub> =25mVrms			5	pF
C <sub>I(OE)</sub>	Input capacitance, OE input				7	pF
C <sub>I(W)</sub>	Input capacitance, write control input				7	pF
C <sub>I(RAS)</sub>	Input capacitance, RAS input				7	pF
C <sub>I(CAS)</sub>	Input capacitance, CAS input				7	pF
C <sub>I/O</sub>	Input/Output capacitance, data ports				8	pF

### SWITCHING CHARACTERISTICS (Ta=00~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
		Min	Max	Min	Max	
t <sub>CAC</sub>	Access time from CAS (Note 7,8)		15		20	ns
t <sub>TRAC</sub>	Access time from RAS (Note 7,9)		60		70	ns
t <sub>AA</sub>	Column address access time (Note 7,10)		30		35	ns
t <sub>CPA</sub>	Access time from CAS precharge (Note 7,11)		35		40	ns
t <sub>OEa</sub>	Access time from OE (Note 7)		15		20	ns
t <sub>OHC</sub>	Output hold time from CAS	5		5		ns
t <sub>OHR</sub>	Output hold time from RAS (Note 13)	5		5		ns
t <sub>CLZ</sub>	Output low impedance time from CAS low (Note 7)	5		5		ns
t <sub>OEZ</sub>	Output disable time after OE high (Note 12)	0	15	0	20	ns
t <sub>WEZ</sub>	Output disable time after WE high (Note 12)	0	15	0	20	ns
t <sub>OFF</sub>	Output disable time after CAS high (Note 12,13)	0	15	0	20	ns
t <sub>REZ</sub>	Output disable time after RAS high (Note 12,13)	0	15	0	20	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to V<sub>OH</sub>=2.4V(I<sub>OH</sub>=2mA) / V<sub>OL</sub>=0.4V(I<sub>OL</sub>=2mA) load 100pF.

The reference levels for measuring of output signal are 2.0V(V<sub>OH</sub>) and 0.8V(V<sub>OL</sub>).

8: Assumes that t<sub>TRCD</sub> ≥ t<sub>TRCD(max)</sub> and t<sub>TASC</sub> ≥ t<sub>TASC(max)</sub>, and t<sub>CP</sub> ≥ t<sub>CP(max)</sub>.

9: Assumes that t<sub>TRCD</sub> ≤ t<sub>TRCD(max)</sub> and t<sub>TRAD</sub> ≤ t<sub>TRAD(max)</sub>. If t<sub>TRCD</sub> or t<sub>TRAD</sub> is greater than the maximum recommended value shown in this table, t<sub>TRAC</sub> will increase by amount that t<sub>TRCD</sub> exceeds the value shown.

10: Assumes that t<sub>TRAD</sub> ≥ t<sub>TRAD(max)</sub> and t<sub>TASC</sub> ≤ t<sub>TASC(max)</sub>.

11: Assumes that t<sub>CP</sub> ≤ t<sub>CP(max)</sub> and t<sub>TASC</sub> ≥ t<sub>TASC(max)</sub>.

12: t<sub>OEZ(max)</sub>, t<sub>WEZ(max)</sub>, t<sub>OFF(max)</sub> and t<sub>REZ(max)</sub> defines the time at which the output achieves the high impedance state ( I<sub>OUT</sub> ≤ ±10μA ) and is not reference to V<sub>OH(min)</sub> or V<sub>OL(max)</sub>.

13: Output is disabled after both RAS and CAS go to high.

6249825 0029183 71T

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Hyper-Page Mode Cycles)

(Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter		Limits				Unit
			M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
			Min	Max	Min	Max	
tREF	Refresh cycle time	-6, -7		64		64	ms
tREF	Refresh cycle time	-6S, -7S		128		128	ms
tRP	RAS high pulse width		40		50		ns
tRCD	Delay time, RAS low to CAS low	(Note 16)	20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low		5		5		ns
tRPC	Delay time, RAS high to CAS low		0		0		ns
tCPN	CAS high pulse width		10		10		ns
tRAD	Column address delay time from RAS low	(Note 17)	15	30	15	35	ns
tASR	Row address setup time before RAS low		0		0		ns
tASC	Column address setup time before CAS low	(Note 18)	0	13	0	13	ns
tRAH	Row address hold time after RAS low		10		10		ns
tCAH	Column address hold time after CAS low		10		10		ns
tDZC	Delay time, data to CAS low	(Note 19)	0		0		ns
tDZO	Delay time, data to OE low	(Note 19)	0		0		ns
tRDD	Delay time, RAS high to data	(Note 20)	15		20		ns
tCDD	Delay time, CAS high to data	(Note 20)	15		20		ns
tODD	Delay time, OE high to data	(Note 20)	15		20		ns
tT	Transition time	(Note 21)	1	50	1	50	ns

Note 14: The timing requirements are assumed  $t_T = 2ns$ .

15: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17: tRAD(max) is specified as a reference point only. If  $tRAD \geq tRAD(max)$  and  $tASC \leq tASC(max)$ , access time is controlled exclusively by tAA.

18: tASC(max) is specified as a reference point only. If  $tRCD \geq tRCD(max)$  and  $tASC \geq tASC(max)$ , access time is controlled exclusively by tCAC.

19: Either tDZC or tDZO must be satisfied.

20: Either tRDD or tCDD or tODD must be satisfied.

21: tT is measured between VIH(min) and VIL(max).

### Read and Refresh Cycles

Symbol	Parameter		Limits				Unit
			M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
			Min	Max	Min	Max	
tRC	Read cycle time		110		130		ns
tRAS	RAS low pulse width		60	10000	70	10000	ns
tCAS	CAS low pulse width		10	10000	13	10000	ns
tCSH	CAS hold time after RAS low		48		55		ns
tRSH	RAS hold time after CAS low		15		20		ns
tRCS	Read setup time before CAS low		0		0		ns
tRCH	Read hold time after CAS high	(Note 22)	0		0		ns
tRRH	Read hold time after RAS high	(Note 22)	10		10		ns
tRAL	Column address to RAS hold time		30		35		ns
tCAL	Column address to CAS hold time		18		23		ns
tORH	RAS hold time after OE low		15		20		ns
tOCH	CAS hold time after OE low		15		20		ns

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

6249825 0029184 656

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
		Min	Max	Min	Max	
tWC	Write cycle time	110		130		ns
tRAS	RAS low pulse width	60	10000	70	10000	ns
tCAS	CAS low pulse width	10	10000	13	10000	ns
tCSH	CAS hold time after RAS low	48		55		ns
tRSH	RAS hold time after CAS low	15		20		ns
tWCS	Write setup time before CAS low (Note 24)	0		0		ns
tWCH	Write hold time after CAS low	10		13		ns
tCWL	CAS hold time after W low	10		13		ns
tRWL	RAS hold time after W low	10		13		ns
tWP	Write pulse width	10		13		ns
tDS	Data setup time before CAS low or W low	0		0		ns
tDH	Data hold time after CAS low or W low	10		13		ns

### Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
		Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note 23)	133		161		ns
tRAS	RAS low pulse width	89	10000	107	10000	ns
tCAS	CAS low pulse width	44	10000	57	10000	ns
tCSH	CAS hold time after RAS low	82		99		ns
tRSH	RAS hold time after CAS low	44		57		ns
tRCS	Read setup time before CAS low	0		0		ns
tCWD	Delay time, CAS low to W low (Note 24)	32		42		ns
tRWD	Delay time, RAS low to W low (Note 24)	77		92		ns
tAWD	Delay time, address to W low (Note 24)	47		57		ns
tOEH	OE hold time after W low	15		20		ns

Note 23: tRWC is specified as  $tRWC(\min) = tRAC(\max) + tODD(\min) + tRWL(\min) + tRP(\min) + 4tT$ .

24: tWCS, tCWD, tRWD and tAWD and, tCPWD are specified as reference points only. If  $tWCS \geq tWCS(\min)$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If  $tCWD \geq tCWD(\min)$ ,  $tRWD \geq tRWD(\min)$ ,  $tAWD \geq tAWD(\min)$  and  $tCPWD \geq tCPWD(\min)$  (for hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to VIH) is indeterminate.

6249825 0029185 592

M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper page Mode Cycle

(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by  $\overline{OE}$  or  $\overline{W}$ ) (Note 25)

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
		Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time	25		30		ns
tHPRWC	Hyper page mode read write/read modify write cycle time	66		79		ns
tDOH	Output hold time from $\overline{CAS}$ low	5		5		ns
tRAS	$\overline{RAS}$ low pulse width for read write cycle (Note 26)	77	100000	92	100000	ns
tCP	$\overline{CAS}$ high pulse width (Note 27)	10	18	13	18	ns
tCPRH	$\overline{RAS}$ hold time after $\overline{CAS}$ precharge	35		40		ns
tCPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low (Note 24)	52		62		ns
tCHOL	Hold time to maintain the data Hi-Z until $\overline{CAS}$ access	7		7		ns
tOEPE	$\overline{OE}$ Pulse width (Hi-Z control)	7		7		ns
tWPE	$\overline{W}$ Pulse width (Hi-Z control)	7		7		ns
tHCWD	Delay time, $\overline{CAS}$ low to $\overline{W}$ low after read	32		42		ns
tHAWD	Delay time, address to $\overline{W}$ low after read	62		72		ns
tHPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low after read	72		82		ns
tHCOO	Delay time, $\overline{CAS}$ low to $\overline{OE}$ high after read	15		20		ns
tHAOD	Delay time, address to $\overline{OE}$ high after read	30		35		ns
tHPOD	Delay time, $\overline{CAS}$ precharge to $\overline{OE}$ high after read	35		40		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tRAS(min) is specified as two cycles of  $\overline{CAS}$  input are performed.

27: tCP(max) is specified as a reference point only.

CAS before  $\overline{RAS}$  Refresh Cycle (Note 28)

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6,-6S		M5M4V16165B-7,-7S		
		Min	Max	Min	Max	
tCSR	$\overline{CAS}$ setup time before $\overline{RAS}$ low	10		10		ns
tCHR	$\overline{CAS}$ hold time after $\overline{RAS}$ low	10		15		ns


Note 28: Eight or more  $\overline{CAS}$  before  $\overline{RAS}$  cycles instead of eight  $\overline{RAS}$  cycles are necessary for proper operation of  $\overline{CAS}$  before  $\overline{RAS}$  refresh mode.

■ 6249825 0029186 429 ■


HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Timing Diagrams (Note 29)

Read Cycle



Note 29



Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$


Indicates the invalid output.



M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Byte Read Cycle




6249825 0029188 2T1



# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### Early Write Cycle




■ 6249825 0029189 138 ■

# M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


## Byte Early Write Cycle



6249825 0029190 95T


HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Delayed Write Cycle



HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Byte Delayed Write Cycle



# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### Read-Write, Read-Modify-Write Cycle




6249825 0029193 669

M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Byte Read-Write, Read-Modify-Write Cycle



M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle








HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Early Write Cycle




6249825 0029197 204

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


### Hyper Page Mode Byte Early Write Cycle



6249825 0029198 140

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Hyper Page Mode Read-Write, Read-Modify-Write Cycle



6249825 0029199 087

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Byte Read-Write, Read-Modify-Write Cycle




6249825 0029200 629



HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Hyper Page Mode Mix Cycle (1)



6249825 0029201 565

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Hyper Page Mode Mix Cycle (2)



6249825 0029202 4T1

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (Hi-Z control by OE)



6249825 0029203 338






M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Hyper Page Mode Read Cycle (Hi-Z control by  $\overline{W}$ )




6249825 0029204 274

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


### RAS-only Refresh Cycle



6249825 0029205 100

**HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM**

**CAS before RAS Refresh Cycle, Extended Refresh Cycle\***




6249825 0029206 047

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### Hidden Refresh Cycle (Read) (Note 30)




Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

M5M4V16165BTP-6,-7,-6S,-7S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Self Refresh Cycle \*



6249825 0029208 91T

# M5M4V16165BTP-6,-7,-6S,-7S

## HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

### SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S/ -7S. The other characteristics and requirements than the below are same as normal devices.

### ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
Icc9(AV)	Average supply current from Vcc	M5M4V16165B (S)	RAS cycling $\overline{CAS} \leq 0.2V$ or CAS before RAS refresh cycling $\overline{W} \leq 0.2V$ or $\geq V_{CC}-0.2V$ $\overline{OE} \leq 0.2V$ or $\geq V_{CC}-0.2V$ $A_0 \sim A_{11} \leq 0.2V$ or $\geq V_{CC}-0.2V$ tREF=128ms, output open tRAS=tRASmin~1 μs			400	μA
	Extended refresh mode						
Icc9(AV)	Average supply current from Vcc	M5M4V16165B (S)	$\overline{RAS} = \overline{CAS} \leq 0.2V$			200	μA
	Self-refresh cycle						


### TIMING REQUIREMENTS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 13,14)

Symbol	Parameter	Limits				Unit
		M5M4V16165B-6S		M5M4V16165B-7S		
		Min	Max	Min	Max	
tRASS	Self refresh $\overline{RAS}$ low pulse width	100		100		μs
tRPS	Self refresh $\overline{RAS}$ high precharge time	110		130		ns
tCHS	Self refresh $\overline{RAS}$ hold time	- 50		- 50		ns

### SELF REFRESH ENTRY & EXIT CONDITIONS


#### (1) In case of distributed refresh

The last / first full refresh cycles (4K) must be made within tns / tsn before / after self refresh, on the condition of tns ≤ 64ms and tsn ≤ 64ms.



#### (2) In case of burst refresh

The last / first full refresh cycles (4K) must be made within tns / tsn before / after self refresh, on the condition of tns + tsn ≤ 64ms.



6249825 0029209 856