

TYPES SN54H101, SN74H101 AND-OR-GATED J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These monolithic J-K flip-flops are negative-edge-triggered. The AND-OR gate inputs are inhibited while the clock input is low; when the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative edge of the clock pulse.

The SN54H101 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74H101 is characterized for operation from 0°C to 70°C .

SN54H101 . . . J PACKAGE
SN74H101 . . . J OR N PACKAGE
(TOP VIEW)

J1A	1	14	VCC
J1B	2	13	CLK
J2A	3	12	K2B
J2B	4	11	K2A
PRE	5	10	K1B
Q	6	9	K1A
GND	7	8	Q

SN54H101 . . . W PACKAGE
(TOP VIEW)

K1A	1	14	K2B
K1B	2	13	K2A
CLK	3	12	Q
VCC	4	11	GND
J1A	5	10	Q
J1B	6	9	PRE
J2A	7	8	J2B


logic symbol

FUNCTION TABLE			
INPUTS		OUTPUTS	
PRE	CLK	J	K
L	X	X	X
H	↓	L	L
H	↓	H	L
H	↓	L	H
H	↓	H	H
H	X	X	X
			TOGGLE
			Q_0
			\bar{Q}_0

positive logic

$$J = (J1A \cdot J1B) + (J2A \cdot J2B)$$

$$K = (K1A \cdot K1B) + (K2A \cdot K2B)$$




Pin numbers shown are for J and N packages.

PRODUCTION DATA



This document contains information current as of publication date. Products conform to these specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TYPES SN54H101, SN74H101
AND-OR-GATED J-K NEGATIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH PRESET**

logic diagram



schematics of inputs and outputs



3

TTL DEVICES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	5.5 V
Operating free-air temperature range: SN54H'	-55°C to 125°C
SN74H'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**TYPES SN54H101, SN74H101
AND-OR-GATED J-K NEGATIVE-EDGE-TRIGGERED
FLIP-FLOPS WITH PRESET**

recommended operating conditions

		SN54H101			SN74H101			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage				0.8		0.8	V
I_{OH}	High-level output current				-0.5		-0.5	μA
I_{OL}	Low-level output current				20		20	mA
t_w	Pulse duration	CLK high	10		10			ns
		CLK low	15		15			
		PRE low	16		16			
t_{su}	Setup time before CLK ↓	High-level data	10		10			ns
		Low-level data	13		13			
t_h	Hold time-data after CLK ↓		0		0			ns
T_A	Operating free-air temperature	-55		125	0		70	$^{\circ}C$

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ^t			SN54H101			SN74H101			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
V_{IK}	$V_{CC} = \text{MIN}$,	$I_I = -8 \text{ mA}$			-1.5			-1.5		V
V_{OH}	$V_{CC} = \text{MIN}$,	$V_{IH} = 2 \text{ V}$,	$V_{IL} = 0.8 \text{ V}$,	2.4	3.4		2.4	3.4		V
V_{OL}	$V_{CC} = \text{MIN}$,	$V_{IH} = 2 \text{ V}$,	$V_{IL} = 0.8 \text{ V}$,		0.2	0.4		0.2	0.4	V
I_I	$V_{CC} = \text{MAX}$,	$V_I = 5.5 \text{ V}$			1			1		mA
I_{IH}	Any J or K	$V_{CC} = \text{MAX}$,	$V_I = 2.4 \text{ V}$		50			50		
					100			100		μA
				0	-1	0	-1	-1	-1	mA
I_{IL}	Any J or K	$V_{CC} = \text{MAX}$,	$V_I = 0.4 \text{ V}$		-1	-2		-1	-2	
					-1	-2		-1	-2	mA
					-3	-4.8		-3	-4.8	
I_{OS} ^s	$V_{CC} = \text{MAX}$			-40	-100	-40	-100	-100	-100	mA
I_{CC}	$V_{CC} = \text{MAX}$,	See Note 2		20	38		20	38		mA

^t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^t All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

^s Not more than one output should be shorted at a time, and duration of short-circuit should not exceed one second.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{max}				40	50		MHz
t_{PLH}	PRE	Q or \bar{Q}			8	12	ns
t_{PHL}	PRE (CLK high)	\bar{Q} or Q	$R_L = 280 \Omega$, $C_L = 25 \text{ pF}$		15	20	
		PRE (CLK low)			23	35	ns
t_{PLH}	CLK	Q or \bar{Q}			10	15	
t_{PHL}					16	20	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.