

μ PD42S18160, 4218160**16 M-BIT DYNAMIC RAM****1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE****Description**

The μ PD42S18160, 4218160 are 1,048, 576 words by 16 bits CMOS dynamic RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the μ PD42S18160 can execute CAS before RAS self refresh.

These are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

Features

- 1,048,576 words by 16 bits organization
- Single +5.0 V \pm 10 % power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S18160-60, 4218160-60	880 mW	60 ns	110 ns	40 ns
μ PD42S18160-70, 4218160-70	825 mW	70 ns	130 ns	45 ns

- The μ PD42S18160 can execute CAS before RAS self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S18160	1,024 cycles/128 ms	<u>CAS</u> before <u>RAS</u> self refresh, <u>CAS</u> before <u>RAS</u> refresh, <u>RAS</u> only refresh, Hidden refresh	1.4 mW (CMOS level input)
μ PD4218160	1,024 cycles/16 ms	<u>CAS</u> before <u>RAS</u> refresh, <u>RAS</u> only refresh, Hidden refresh	5.5 mW (CMOS level input)


Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μ PD42S18160G5-60	60 ns	50-pin Plastic TSOP (II) (400 mil)	CAS before RAS self refresh
μ PD42S18160G5-70	70 ns		CAS before RAS refresh
μ PD42S18160LE-60	60 ns	42-pin Plastic SOJ (400 mil)	RAS only refresh
μ PD42S18160LE-70	70 ns		Hidden refresh
μ PD4218160G5-60	60 ns	50-pin Plastic TSOP (II) (400 mil)	CAS before RAS refresh
μ PD4218160G5-70	70 ns		RAS only refresh
μ PD4218160LE-60	60 ns	42-pin Plastic SOJ (400 mil)	Hidden refresh
μ PD4218160LE-70	70 ns		

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II)(400 mil)

42-pin Plastic SOJ (400 mil)



A0 to A9 : Address Inputs


I/O1 to I/O16 : Data Inputs/Outputs

 \overline{RAS} : Row Address Strobe \overline{UCAS} : Column Address Strobe (upper) \overline{LCAS} : Column Address Strobe (lower) \overline{WE} : Write Enable \overline{OE} : Output EnableV_{cc} : Power Supply

GND : Ground

NC : No Connection

Block Diagram



Notes 1.

Part number	Row address	Column address
μ PD42S18160, 4218160	A0 - A9	A0 - A9

2. μ PD42S18160, 4218160 $\cdots 1,024 \times 1,024 \times 16$

Input/Output Pin Functions

The μ PD42S18160, 4218160 have input pins $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ ^{Note 1}, $\overline{\text{WE}}$, $\overline{\text{OE}}$, Address^{Note 2} and input/output pins I/O1 to I/O16.

Pin name	Input/ Output	Function
RAS (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. <ul style="list-style-type: none">• $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
CAS (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 ^{Note 2} (Address input)	Input	Address bus. Input total 20-bit of address signal, upper bits and lower bits ^{Note 2} in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$. Then, switch the address bus to column address and activate $\overline{\text{CAS}}$. Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
WE (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$.
OE (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{OE}}$. If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data input/ output)	Input/ Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

Notes 1. $\overline{\text{CAS}}$ means UCAS and LCAS.

2.

Part number	Address inputs	Upper bits	Lower bits
μ PD42S18160, 4218160	A0 - A9	10 bits	10 bits

Electrical Specifications

- CAS means $\overline{\text{UCAS}}$ and $\overline{\text{LCAS}}$.
- All voltages are referenced to GND.
- After power up, wait more than $100\ \mu\text{s}$ and then, execute eight $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	V_T		-1.0 to +7.0	V
Supply voltage	V_{CC}		-1.0 to +7.0	V
Output current	I_O		50	mA
Power dissipation	P_D		1	W
Operating ambient temperature	T_A		0 to +70	°C
Storage temperature	T_{STG}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{CC}		4.5	5.0	5.5	V
High level input voltage	V_{IH}		2.4		$V_{CC} + 1.0$	V
Low level input voltage	V_{IL}		-1.0		+0.8	V
Operating ambient temperature	T_A		0		70	°C

Capacitance ($T_A = 25\ ^\circ\text{C}$, $f = 1\ \text{MHz}$)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{I1}	Address			5	pF
	C_{I2}	$\overline{\text{RAS}}, \overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$			7	pF
Data Input/Output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test Condition		MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS Cycling trc = tpc (MIN.) Io = 0 mA	trac = 60 ns trac = 70 ns	160 150		mA	1, 2, 3
Standby current μ PD42S18160	Icc2	RAS, CAS $\geq V_{IH}$ (MIN.), Io = 0 mA		2.0		mA	
		RAS, CAS $\geq V_{CC} - 0.2$ V, Io = 0 mA		0.25			
		RAS, CAS $\geq V_{IH}$ (MIN.), Io = 0 mA		2.0			
		RAS, CAS $\geq V_{CC} - 0.2$ V, Io = 0 mA		1.0			
RAS only refresh current	Icc3	RAS Cycling, CAS $\geq V_{IH}$ (MIN.) trc = tpc (MIN.), Io = 0 mA	trac = 60 ns trac = 70 ns	160 150		mA	1, 2, 3, 4
Operating current (Fast page mode)	Icc4	RAS $\leq V_{IL}$ (MAX.), CAS Cycling trc = tpc (MIN.), Io = 0 mA	trac = 60 ns trac = 70 ns	90 80		mA	1, 2, 5
CAS before RAS refresh current	Icc5	RAS Cycling trc = tpc (MIN.) Io = 0 mA	trac = 60 ns trac = 70 ns	160 150		mA	1, 2
CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μ PD42S18160)	Icc6	CAS before RAS refresh: trc = 125.0 μ s RAS, CAS: $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH}$ (MAX.) 0 V $\leq V_{IL} \leq 0.2$ V Standby: RAS, CAS $\geq V_{CC} - 0.2$ V Address: V_{IH} or V_{IL} WE, OE: V_{IH} Io = 0 mA	tras ≤ 300 ns tras ≤ 1 μ s	350 400	μ A	1, 2	
Self refresh current (CAS before RAS self refresh, only for the μ PD42S18160)	Icc7	RAS, CAS: trass = 5 ms $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH}$ (MAX.) 0 V $\leq V_{IL} \leq 0.2$ V Io = 0 mA		250	μ A	2	
Input leakage current	II(L)	$V_I = 0$ to 5.5 V All other pins not under test = 0 V		-10 +10		μ A	
Output leakage current	Io(L)	$V_O = 0$ to 5.5 V Output is disabled (Hi-Z)		-10 +10		μ A	
High level output voltage	VOH	Io = -2.5 mA		2.4		V	
Low level output voltage	VOI	Io = +2.1 mA		0.4		V	


Notes 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (trc and tpc).

2. Specified values are obtained with outputs unloaded.
3. Icc1 and Icc3 are measured assuming that address can be changed once or less during $RAS \leq V_{IL}$ (MAX.) and $CAS \geq V_{IH}$ (MIN.).
4. Icc3 is measured assuming that all column address inputs are held at either high or low.
5. Icc4 is measured assuming that all column address inputs are switched only once during each fast page cycle.

AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification

(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 60 ns		t _{RAC} = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t _{RC}	110	—	130	—	ns	
RAS Precharge Time	t _{RP}	40	—	50	—	ns	
CAS Precharge Time	t _{CWN}	10	—	10	—	ns	
RAS Pulse Width	t _{RAW}	60	10,000	70	10,000	ns	
CAS Pulse Width	t _{CAS}	15	10,000	20	10,000	ns	
RAS Hold Time	t _{RSH}	15	—	18	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	ns	
RAS to CAS Delay Time	t _{RCDD}	20	45	20	50	ns	1
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	ns	1
CAS to RAS Precharge Time	t _{CRP}	5	—	5	—	ns	2
Row Address Setup Time	t _{ASR}	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	ns	
OE Lead Time Referenced to RAS	t _{OES}	0	—	0	—	ns	
CAS to Data Setup Time	t _{CZ}	0	—	0	—	ns	
OE to Data Setup Time	t _{OZ}	0	—	0	—	ns	
OE to Data Delay Time	t _{OD}	13	—	15	—	ns	
Masked Byte Write Hold Time Referenced to RAS	t _{MWH}	0	—	0	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	ns	
Refresh Time	μ PD42S18160	—	128	—	128	ms	3
	μ PD4218160		16		16	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RCD} (\text{MAX.})$ and $t_{RCD} \leq t_{RCDD} (\text{MAX.})$	$t_{RAC} (\text{MAX.})$	$t_{RAC} (\text{MAX.})$
$t_{RAD} > t_{RCD} (\text{MAX.})$ and $t_{RCD} \leq t_{RCDD} (\text{MAX.})$	$t_{AA} (\text{MAX.})$	$t_{RAD} + t_{AA} (\text{MAX.})$
$t_{RCD} > t_{RCDD} (\text{MAX.})$	$t_{CAC} (\text{MAX.})$	$t_{RCDD} + t_{CAC} (\text{MAX.})$

t_{RAD} (MAX.) and t_{RCDD} (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}$ (MAX.) and $t_{RCDD} \geq t_{RCDD}$ (MAX.) will not cause any operation problems.

2. t_{CRP} (MIN.) requirement is applied to RAS, CAS cycles preceded by any cycle.

Read Cycle

Parameter	Symbol	$t_{CAC} = 60 \text{ ns}$		$t_{CAC} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from RAS	t_{RAC}	—	60	—	70	ns	1
Access Time from CAS	t_{CAC}	—	15	—	20	ns	1
Access Time from Column Address	t_{AA}	—	30	—	35	ns	1
Access Time from OE	t_{OE}	—	15	—	20	ns	
Column Address Lead Time Referenced to RAS	t_{RAL}	30	—	35	—	ns	
Read Command Setup Time	t_{RCS}	0	—	0	—	ns	
Read Command Hold Time Referenced to RAS	t_{RRH}	0	—	0	—	ns	2
Read Command Hold Time Referenced to CAS	t_{RCR}	0	—	0	—	ns	2
Output Buffer Turn-off Delay Time from OE	t_{OEZ}	0	13	0	15	ns	3
Output Buffer Turn-off Delay Time from CAS	t_{OFF}	0	13	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
$t_{RAD} \leq t_{RCD} (\text{MAX.})$ and $t_{RCD} \leq t_{RCDD} (\text{MAX.})$	$t_{RAC} (\text{MAX.})$	$t_{RAC} (\text{MAX.})$
$t_{RAD} > t_{RCD} (\text{MAX.})$ and $t_{RCD} \leq t_{RCDD} (\text{MAX.})$	$t_{AA} (\text{MAX.})$	$t_{RAD} + t_{AA} (\text{MAX.})$
$t_{RCD} > t_{RCDD} (\text{MAX.})$	$t_{CAC} (\text{MAX.})$	$t_{RCDD} + t_{CAC} (\text{MAX.})$

t_{RAD} (MAX.) and t_{RCDD} (MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time (t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD}$ (MAX.) and $t_{RCDD} \geq t_{RCDD}$ (MAX.) will not cause any operation problems.

2. Either t_{RCR} (MIN.) or t_{RRH} (MIN.) should be met in read cycles.
 3. t_{OFF} (MAX.) and t_{OEZ} (MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to CAS	twch	10	—	10	—	ns	1
WE Pulse Width	twp	10	—	10	—	ns	1
WE Lead Time Referenced to RAS	trwl	20	—	20	—	ns	
WE Lead Time Referenced to CAS	tcwl	15	—	15	—	ns	
WE Setup Time	twcs	0	—	0	—	ns	2
OE Hold Time	toeh	0	—	0	—	ns	
Data-in Setup Time	tds	0	—	0	—	ns	3
Data-in Hold Time	tdh	10	—	15	—	ns	3

- Notes**
1. $t_{WP}(\text{MIN.})$ is applied to late write cycles or read modify write cycles. In early write cycles, $t_{WH}(\text{MIN.})$ should be met.
 2. If $t_{WCS} \geq t_{WCS}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
 3. $t_{DS}(\text{MIN.})$ and $t_{DH}(\text{MIN.})$ are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

Read Modify Write Cycle

Parameter	Symbol	trac = 60 ns		trac = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	trwc	160	—	180	—	ns	
RAS to WE Delay Time	trwd	83	—	95	—	ns	1
CAS to WE Delay Time	tcwd	38	—	40	—	ns	1
Column Address to WE Delay Time	tawd	53	—	60	—	ns	1

- Note**
1. If $t_{WCS} \geq t_{WCS}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN.})$, $t_{CWD} \geq t_{CWD}(\text{MIN.})$, $t_{AWD} \geq t_{AWD}(\text{MIN.})$ and $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	trAC = 60 ns		trAC = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	ns	
Access Time from CAS Precharge	t _{ACP}	—	35	—	40	ns	
RAS Pulse Width	t _{RASP}	60	125,000	70	125,000	ns	
CAS Precharge Time	t _{CP}	10	—	10	—	ns	
RAS Hold Time from CAS Precharge	t _{RHOP}	35	—	40	—	ns	
Read Modify Write Cycle Time	t _{PRWC}	85	—	90	—	ns	
CAS Precharge to WE Delay Time	t _{CPWD}	60	—	65	—	ns	1


Note 1. If twcs \geq twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd \geq trwd (MIN.), tcwd \geq tcwd (MIN.), tawd \geq tawd (MIN.) and tcpwd \geq tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	trAC = 60 ns		trAC = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t _{CSR}	5	—	5	—	ns	
CAS Hold Time (CAS before RAS Refresh)	t _{CHR}	10	—	10	—	ns	
RAS Precharge CAS Hold Time	t _{RPC}	5	—	5	—	ns	
RAS Pulse Width (CAS before RAS Self Refresh)	t _{RASS}	100	—	100	—	μs	1
RAS Precharge Time (CAS before RAS Self Refresh)	t _{RPS}	110	—	130	—	ns	1
CAS Hold Time (CAS before RAS Self Refresh)	t _{CHS}	-50	—	-50	—	ns	1
WE Hold Time	t _{WHR}	15	—	15	—	ns	

Note 1. This specification is applied only to the μ PD42S18160.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle




Remark U I/O: Hi-Z

Early Write Cycle




Remark \overline{OE} : Don't care

Upper Byte Early Write Cycle




Remark \overline{OE} , L I/O: Don't care

Lower Byte Early Write Cycle




Remark \overline{OE} , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




Remark L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle




Remark In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

Lower Byte Read Modify Write Cycle




Remark In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

Fast Page Mode Read Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Byte Read Cycle




- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Fast Page Mode Early Write Cycle



- Remarks**
1. \overline{OE} : Don't care
 2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


Fast Page Mode Byte Early Write Cycle



Remarks 1. \overline{OE} : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
3. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Fast Page Mode Late Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


Fast Page Mode Byte Late Write Cycle



Remarks


1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

Fast Page Mode Read Modify Write Cycle




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Byte Read Modify Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
 2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

CAS Before RAS Self Refresh Cycle (Only for the μ PD42S18160)



Remark Address, \overline{WE} , \overline{OE} : Don't care L I/O, U I/O: Hi-Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S18160: 1,024 times within a 16 ms interval


(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μ PD42S18160: 1,024 times within a 16 ms interval


For details, please refer to How to use DRAM User's Manual.

CAS Before RAS Refresh Cycle




Remark $\overline{WE}, \overline{OE}$: Don't care L I/O, U I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{WE}, \overline{OE}$: Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark \overline{OE} : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	0.013 ± 0.003
E	0.1 ± 0.05	0.004 ± 0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	$0.031^{+0.009}_{-0.008}$
K	$0.145^{+0.025}_{-0.015}$	0.006 ± 0.001
L	0.5 ± 0.1	$0.020^{+0.004}_{-0.005}$
M	0.13	0.005
N	0.10	0.004
P	$3^{\circ} + 7^{\circ}$ -3°	$3^{\circ} + 7^{\circ}$ -3°

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	$27.56^{+0.2}_{-0.35}$	$1.085^{+0.008}_{-0.014}$
C	10.16	0.400
D	11.18 ± 0.2	0.440 ± 0.008
E	1.08 ± 0.15	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	3.5 ± 0.2	0.138 ± 0.008
H	2.545 ± 0.2	0.100 ± 0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ± 0.10	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	9.4 ± 0.20	0.370 ± 0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met when soldering μ PD42S18160, 4218160.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μ PD42S18160G5, 4218160G5: 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards) Cautions 1. After the first reflow process, cool the package down to room temperature, then start the second reflow process. 2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S18160LE, 4218160LE: 42-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	<p>Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> After the first reflow process, cool the package down to room temperature, then start the second reflow process. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). 	IR35-207-2
VPS	<p>Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days (20 hours pre-baking is required at 125 °C afterwards)</p> <p>Cautions</p> <ol style="list-style-type: none"> After the first reflow process, cool the package down to room temperature, then start the second reflow process. After the first reflow process, do not use water to remove residual flux (water can be used in the second process). 	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	—

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".