MIL-PRF-38534 CERTIFIED



FET INPUT DIFFERENTIAL OPERATIONAL AMPLIFIER

4707 Dey Road Liverpool, N.Y. 13088


FEATURES:

- 10 MHz full power bandwidth min.
- 650 Volts/µs slew rate min.
- 75 ns settling time to 0.1% max.
- ± 100 mA output current min.
- Replaces HOS-50
- Fet Input
- Available to DSCC SMD 5962-91574

DESCRIPTION:

The MSK 801 is a high speed, FET input, differential amplifier that exhibits very good DC characteristics. The FET input of the MSK 801 produces low input bias current, input offset voltage and input offset drift specifications. Wide bandwidth, high input impedance, and high output current make it an ideal choice for many high speed/high frequency applications. In addition, the MSK 801 offers the user external compensation, offset null and short circuit protection.

EQUIVALENT SCHEMATIC



TYPICAL APPLICATIONS

- D/A Converters
- Buffer Amplifiers
- High Speed Integrators
- Sample and Hold Circuits
- Video Drivers

PIN-OUT INFORMATION

12 +VC

10 -Vc

8 Case

Output

11

9 -Vcc

7 NC

- 1 +Vcc
- 2 Output Comp.
- 3 Comp./Bal.
- 4 Comp./Bal.
- 5 Inverting Input
- 6 Non-Inverting Input



(315) 701-6751

801

ABSOLUTE MAXIMUM RATINGS

$\pm V$ cc	Supply Voltage			
Vin	Input Voltage ± Vcc			
	Differential Input Voltage ± 30V			
Tc	Case Operating Temperature Range			
	(MSK 801)			
	(MSK801B/E)			

8

Тsт	Storage Temperature Range65°C to +150°C
Tld	Lead Temperature Range
	(10 Seconds Soldering)
PD	Power Dissipation See Curve
ЮUT	Peak Output Current

ELECTRICAL SPECIFICATIONS

\pm Vcc = \pm 15V Unless Otherwise Specified

Parameter	Test Conditions	Group A	Group A MSK 801B/E				MSK 801		
		Subgroup	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Quiescent Current	VIN = 0V	1	-	±25	± 30	-	±25	±35	mA
	VIN – O V	2,3	-	±27	±32	-	-	-	mA
Input Offset Voltage	VIN = OV	1	-	±0.5	± 5	-	±0.5	±10	mV
Input Offset Voltage Drift	VIN = OV	2,3	-	±10	±50	-	±10	-	µV/°C
Input Bias Current		1	-	±50	±500	-	±50	±750	pА
input bias current		2,3	-	±0.2	±10	-	-	-	nA
Input Offset Current		1	-	10	500	-	10	750	pА
input onset Current		2,3	-	0.1	5	-	-	-	nA
Output Current	$R_L = 100\Omega$ Vout = $\pm 10V$	4	±100	±120	-	±100	±120	-	mA
Output Voltage Swing	$R_L = 100 \Omega \ f \leq 10 MHz$	4	±10	±11.5	-	±10	±11.5	-	V
Full Power Bandwidth	$R_L = 100 \Omega V_0 = \pm 10 V$	4	10	12	-	8	12	-	MHz
Bandwidth (Small Signal) ②	$R_L = 510\Omega$	4	100	125	-	90	125	-	MHz
Slew Rate Limit (Pulsed)	$R_L = 100 \Omega V_0 = \pm 10 V$	4	650	750	-	550	750	-	V/µS
Large Signal Voltage Gain	$R_L = 1 K \Omega Vo \pm 10 V$	4	50	70	-	50	70	-	dB
Settling Time to 1% ①	$R_L = 100 \Omega V_{IN} = 10 V$	4	-	40	55	-	40	65	nS
Settling Time to 0.1% 12	$R_L = 100 \Omega V_{IN} = 10 V$	4	-	60	75	-	60	85	nS
Settling Time to 0.01% $\textcircled{1}$	$R_L = 100 \Omega V_{IN} = 10 V$	-	-	200	-	-	200	-	nS
Power Supply Rejection Ratio ②	$\Delta Vcc = \pm 5V$	-	60	70	-	55	70	-	dB
Common Mode Rejection Ratio $@$	$\Delta V in = \pm 10 V$	-	70	80	-	65	80	-	dB
Input Noise Voltage (2)	f = 10Hz to 1KHz	-	-	1.5	-	-	1.5	-	μVRMS
Equivalent Input Noise ②	f = 1KHz	-	-	40	-	-	40	-	nV/√Hz
Gain Bandwidth Product ②	$R_L = 510\Omega$ $AV = -20$	-	200	250	-	200	250	-	MHz
Slew Rate (Sine Wave) (2)	$R_L = 100 \Omega V_0 = \pm 10 V$	-	-	700	-	-	700	-	V/µS
Thermal Resistance ②	Junction to Case @ 125°C	-	-	65	75	-	65	80	°C/W

NOTES:


- (1) AV = -1, measured in false summing junction circuit.
- (2) Guaranteed by design but not tested. Typical parameters are representative of actual device performance but are for reference only.
- ③ Industrial grade and "E" suffix devices shall be tested to subgroups 1 and 4 unless otherwise specified.
- $\breve{4}$ Military grade devices ("B" suffix) shall be 100% tested to subgroups 1,2,3 and 4.
- 5 Subgroups 5 and 6 testing available upon request.
- (6) Subgroup 1,4 $T_A = T_C = +25^{\circ}C$
- Subgroup 2 $T_A = T_C = +125^{\circ}C$ Subgroup 3 $T_A = T_C = -55^{\circ}C$
- Consult DSCC SMD 5962-91574 for electrical specifications for devices purchased as such.
- 8 Continuous operation at or above absolute maximum ratings may adversely effect the device performance and/or life cycle.

APPLICATION NOTES

Heat Sinking

To determine if a heat sink is necessary for your application and if so, what type, refer to the thermal model and governing equation below.

Thermal Model:



Governing Equation:

 $\begin{array}{l} TJ=PD\ x\ (R\theta JC\ +\ R\theta CS\ +\ R\theta JC)\ +\ TA\\ Where\\ TJ=Junction\ Temperature\\ PD=Total\ Power\ Dissipation\\ R\theta JC\ =\ Junction\ to\ Case\ Thermal\ Resistance\\ R\theta CS\ =\ Case\ to\ Heat\ Sink\ Thermal\ Resistance\\ R\theta SA\ =\ Heat\ Sink\ to\ Ambient\ Thermal\ Resistance\\ TC\ =\ Case\ Temperature\\ TA\ =\ Ambient\ Temperature\\ TS\ =\ Sink\ Temperature\\ \end{array}$

Example:

This example demonstrates a worst case analysis for the op-amp output stage. This occurs when the output voltage is 1/2 the power supply voltage. Under this condition, maximum power transfer occurs and the output is under maximum stress.

Conditions:

 $\label{eq:VCC} \begin{array}{l} VCC = \pm \, 16 VDC \\ VO = \pm \, 8 Vp \mbox{ Sine Wave, Freq.} = 1 KHz \\ RL = 100 \Omega \end{array}$

For a worst case analysis we will treat the +8Vp sine wave as an 8VDC output voltage.

1.) Find Driver Power Dissapation

- 2.) For conservative design, set $T_J = +125 \,^{\circ}C$
- 3.) For this example, worst case TA = +50 °C
- 4.) $R_{\theta JC} = 65 \,^{o}C/W$ from MSK 801 Data Sheet
- 5.) $R_{\theta CS} = 0.15 \,^{\circ}C/W$ for most thermal greases
- 6.) Rearrange governing equation to solve for R0SA

 $R_{\theta}SA = ((T_J - T_A)/P_D) - (R_{\theta}J_C) - (R_{\theta}C_S)$

= ((125 °C -50 °C)/0.64W) - 65 °C/W - 0.15 °C/W = 117.2 - 65.15


 $= 52.0 \, {}^{o} \, C/W$

Stability and Layout Considerations

As with all wideband devices, proper decoupling of the power lines is extremely important. The power supplies should be bypassed as near to pins 10 and 12 as possible with a parallel grouping of a 0.01μ f ceramic disc and a 4.7μ f tantalum capacitor. Wideband devices are also sensitive to printed circuit board layout. Be sure to keep all runs as short as possible, especially those associated with the summing junction, power lines and compensation pins.

Recommended External Component Selection Guide Using External Rf

APPROXIMATE DESIRED GAIN		$BI(\pm)$	RI(-)	Rf	R1	C1
1	-1	500Ω	1KΩ	1KΩ	43Ω	0.01 <i>µ</i> f
	+ 1	1KΩ	0Ω	0Ω	43Ω	0.01 <i>µ</i> f
1	-5	820Ω	1KΩ	4.99ΚΩ	120Ω	0.01 <i>µ</i> f
	+ 5	0Ω	910Ω	3.6KΩ	120Ω	0.01 <i>µ</i> f
1	-10	910Ω	1KΩ	10KΩ	150Ω	0.01 <i>µ</i> f
	+ 10	0Ω	1KΩ	9.1KΩ	150Ω	0.01 <i>µ</i> f



① The positive input resistor is selected to minimize offset currents. The positve input can be grounded without a resistor if desired.

(2) This feedback capacitor will help compensate for stray input capacitance. The value of this capacitor can be dependent on individual applications. A 2 to 9 pf capacitor is usually optimum for most applications.

Load Considerations

When determining the load an amplifier will see, the capacative portion must be taken into consideration. For an amplifier that slews at $1000V/\mu$ S, each pf will require 1 mA of output current. To minimize ringing with highly capacitive loads, reduce the load time constant by adding shunt resistance.

Case Connection

The MSK 801 has pin 8 internally connected to the case. The case is not electrically connected to the internal circuit. Pin 8 should be tied to a ground plane for shielding. For special applications, consult factory.

Slew Rate vs. Slew Rate Limit SLEW RATE:

 $S = 2\pi fVp$; Slew rate is based upon the sinusoidal linear response of the amplifier and is calculated from the full power bandwidth frequency.

SLEW RATE LIMIT

dv/dt; The slew rate limit is based upon the amplifier's response to a step input and is measured between 10% and 90%. MSK measures Tr or Tf, whichever is greater at ± 10 Vout, RL=100 Ω .

Definition of Settling Time


The time required for the output to come within a predetermined error band after application of a full scale step input. This includes the time of delay, slew time and the small signal settling of the amplifier.

Measuring Settling Time

The only accurate method of measuring settling time is by the creation of a false summing junction and observing the error band at that point.

The reasons for not using other methods are as follows: Observation of settling at the actual summing junction adds probe capacitance to the input and changes the entire response of the system. (Probe capacitance almost doubles the capacitance at the summing point.) Observing the output is extremely difficult, as the 3% linearity of oscilloscopes, and reading inaccuracies, lead to a possible 5% error. The false summing junction approach works well because the amplifier is subtracting the output from the input, and only 1/2 the actual error appears there.

False Summing Junction Circuit




Problems: Because the amplifier is to be overdriven, 1/2 the input voltage can be expected to appear at the false summing junction. Therefore, it is necessary to clamp that point with diodes to limit the voltage excursion to avoid overdriving the oscilloscope with the consequent recovery time of the scope itself. The scope probe has capacitance which significantly affects the settling time measurement. Keep the associated resistors as low as possible to minimize the RC time constants, and take into account the added time created by the false summing junction. On the ranges used for settling time measurement even the best real-time scopes suffer from reduced bandwidth and relatively slow settling; a sampling scope is convenient for these measurements.

Offset Null

Typically the MSK 801 has an input offset voltage of less than ± 1 mV. If it is desirable to "null" the offset voltage, the circuit below is recommended.






Output Short Circuit Protection

The collectors of the output devices have been brought out to pins 10 and 12 for short circuit protection, if desired. A resistor can be inserted between +VC and +VCC pins, and -VC and -VCC respectively. Resistor values can be selected as follows:

$$Rsc \cong (+)Vcc = (-)Vcc$$


 $(+)Isc = (-)Isc$

The addition of the these resistors reduces output voltage swing. Decoupling at $\pm\,Vc$ can help to retain full swing for transient pulses.




For normal operation and best overall response, short + Vcc and + Vc and short -Vcc and -Vc together.


TYPICAL PERFORMANCE CURVES



MAXIMUM POWER DISSIPATION





LARGE SIGNAL OPEN LOOP GAIN vs. FREQUENCY




RL=100Ω SUPPLY VOLTAGE (±V) AV = 1OUTPUT VOLTAGE $(\pm V)$

OUTPUT VOLTAGE SWING vs. FREQUENCY





OPEN LOOP VOLTAGE GAIN vs. FREQUENCY



NOTE: ALL DIMENSIONS ARE ±0.010 INCHES UNLESS OTHERWISE LABELED.

ORDERING INFORMATION

Part	Screening		
Number	Level		
MSK801	Industrial		
MSK801E	Extended Reliability		
MSK801B	MIL-PRF-38534 Class H		
5962-91574	DSCC-SMD		

M.S. Kennedy Corp. 4707 Dey Road, Liverpool, New York 13088 Phone (315) 701-6751 FAX (315) 701-6752 www.mskennedy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however, and assumes no liability for the use of its products. Please visit our website for the most recent revision of this datasheet.