

DM54196/DM74196, DM54197/DM74197 Presettable Decade and Binary Counters

General Description

These high-speed counters consist of four d-c coupled, master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (196) or a divide-by-two and a divide-by-eight counter (197). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which, when taken low, sets all outputs low regardless of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive. (Continued)

Features

- Performs BCD, bi-quinary, or binary counting
- Fully programmable
- Fully independent clear input
- Output Q_A maintains full fan-out capability in addition to driving clock-2 input
- Typical count frequency Clock 1 50 MHz Clock 2 25 MHz
- Typical power dissipation 240 mW


Absolute Maximum Ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Storage Temperature Range -65°C to 150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Connection Diagram

Dual-In-Line Package



Note: Low input to clear sets $\mathbf{Q_A}$, $\mathbf{Q_B}$, $\mathbf{Q_C}$ and $\mathbf{Q_D}$ low.

54196 (J) 74196 (N) 54197 (J) 74197 (N)

General Description (Continued)

TYPICAL COUNT CONFIGURATIONS 196

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- When used as a BCD decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the Qp output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the biquinary function table.
- For operation as a divide-by-two counter and a divideby-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC,

and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

197

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore the counter may be operated in two independent modes:

- When used as a high-speed 4-bit ripple-through counter, output Q_A must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q_A, Q_B, Q_C and Q_D outputs as shown in the function table.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

Function Tables

196

Decade (BCD) (See Note A)

Count		Output						
Count	QD	QC	QB	QA				
0	L	L	Ļ	L				
1	L	L	L	Н				
2	L	L	н	L				
3	L	L	н	н				
4	L	Н	L	L				
5	L	Н	L	н				
6	L	Н	Н	L				
7	L	Н	Н	Н				
8	н	L	L	L				
9	H	L	L	Н				

196

(See Note B)

0		Output						
Count	QA	QD	QC	QB				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	Н				
4	L	Н	L	L				
.5	Н	L	L	L				
6	H	L	L	Н				
7	Н	L	Н	L				
8	Н	L	н	Н				
9	Н	Н	L	L				

197

(See Note A)

0		Output						
Count	QD	QC	QB	QA				
0	L	L	L	L				
1	L	L	L	н				
2	L	Ł	н	L				
3	L	L	н	Н				
4	L	Н	Ļ	L				
5	L	н	Ĺ	Η.				
6	L	н	Н	L				
7	L	Н	Н	H				
8	н	L	L	L				
9	Н	L	L	Н				
10	Н	L	Н	L				
11	н	Ł	н	н				
12	н	Н	L	L				
13	H	Н	L	Н				
14	Н	Н	н	L				
15	н	н	н	Н				

H = High Level, L = Low Level

Note A: Output \mathbf{Q}_{A} connected to clock-2 input. Note B: Output \mathbf{Q}_{D} connected to clock-1 input.

Recommended Operating Conditions

Cum	Parameter			DM54196			DM74196		
Sym			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
І он	High Level Output Current				- 800			- 800	mA
loL	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequency	Clock 1	0	50	40	0	50	40	MHz
t _W	Pulse Width	Clock 1	14			14			ns
		Clock 2	28			28			
		Clear	25			25			1
		Load	20			20			
t _{SU}	Setup Time	Data High	10			10			ns
_		Data Low	15			15			
t _H	Hold Time	Data High	20			20			ns
		Data Low	20			20			
t _{ENABLE}	Count Enable Time (Note 1)		30		""	30			ns
T _A	Free Air Operating Temperature		- 55		125	0		70	°C

'196 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Cond	Min	Typ (Note 2)	Max	Units		
Vį	Input Clamp Voltage	V _{CC} = Min, I _I = ·	– 12 mA			- 1.5	٧	
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} : V _{IL} = Max, V _{IH} =		2.4	3.4		٧	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ (Note 5)			0.2	0.4	V	
l _i	Input Current@Max Input Voltage	$V_{CC} = Max, V_1 = 5.5V$				1	mA	
I _{IH}	H _{IH} High Level Input Current		V _{CC} = Max	Clock 1			80	μΑ
1		ent $V_1 = 2.4V$	Clock 2			120		
			Clear	,		80		
			Others			40		
IIL	Low Level Input	$V_{CC} = Max$	Clock 1			- 4.8	mA	
	Gurrent	$V_1 = 0.4V$	Clock 2			- 6.4		
			Clear			- 3.2		
			Others		,	- 1.6		
los	Short Circuit	V _{CC} = Max	DM54	- 20		- 57	mA	
	Output Current	(Note 3)	DM74	- 18		- 57		
Icc	Supply Current	V _{CC} = Max	DM54		39	54	mA	
1		(Note 4)	DM74		39	54	•	

'196 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25\,^{\circ}C$

(See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input)	$R_{L} = 400\Omega$ $C_{L} = 15 \text{ pF}$			Units
T dramotor	To (Output)	Min	Тур	Max	
f _{MAX} Maximum Clock Frequency		40	50		MHz
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 1 to Q _A		9	13	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 1 to Q _A		11	16	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _B		12	18	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _B		14	21	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _C		24	36	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _C .		28	42	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _D		14	21	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _D		16	23	ns
t _{PLH} Propagation Delay Time Low to High Level Output	ABCD to Any Q		16	24	ns •
t _{PHL} Propagation Delay Time High to Low Level Output	ABCD to Any Q		25	38	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Load to Any Q		22	33	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Load to Any Q		24	36	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Any Q		25	37	ns

Note 1: Count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which the COUNT/LOAD and CLEAR inputs must both be high to ensure counting.

Note 2: All typicals are at V_{CC} = 5V, T_A = 25 °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: $\frac{1}{100}$ is measured with all inputs grounded and all outputs open.

Note 5: QA outputs are tested at I_{OL} = Max plus the limit value of I_{IL} for the CLOCK 2 input. This permits driving the CLOCK 2 input while maintaining full fan-out capability.

Recommended Operating Conditions

Sym	Parameter			DM54197			DM74197		
Sym			Min	Nom	Max	Min	Nom	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V _{IH}	High Level Input Voltage		2			2			٧
V _{IL}	Low Level Input Voltage				0.8			0.8	V
Гон	High Level Outpu Current	t			- 0.8			-0.8	mA
loL	Low Level Output Current				16			16	mA
f _{CLK}	Clock Frequency		0	50	40	0	50	40	MHz
t _W	Pulse Width	Clock 1	14			14			ns
		Clock 2	28			28			
		Clear	25			25			
		Load	20			20			
t _{SU}	Setup Time	Data High	10			10			ns
		Data Low	15			15			
t _H	Hold Time	Data High	20			20			ns
		Data Low	20			20			
t _{EN}	Count Enable Tim (Note 1)	10	30			30			ns
TA	Free Air Operatin Temperature	9	- 55		125	0		70	°C

'197 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditi	Min	Typ (Note 2)	Max	Units	
V_1	Input Clamp Voltage	$V_{CC} = Min, I_1 = -$	12 mA			- 1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = V_{IL} = Max, V_{IH} = N$		2.4	3.4		٧
V _{OŁ}	Low Level Output Voltage		$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ (Note 5)		0.2	0.4	٧
l _i	Input Current@Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
ſ _{IH}	High Level Input	V _{CC} = Max	Clock 1	`		80	μΑ
	Current	V ₁ = 2.4V	Clock 2			80	
			Clear			80	
			Others			40	
I _{IL}	Low Level Input	V _{CC} = Max	Clock 1			- 4.8	mA
	Current	V ₁ = 0.4V	Clock 2			- 3.2	
			Clear			-3.2	
			Others			-1.6	
los	Short Circuit	V _{CC} = Max	DM54	- 20		57	mA
	Output Current (Note 3)	(Note 3)	DM74	- 18		- 57	
loc	Supply Current	V _{CC} = Max (Note	4)		39	54	mA

'197 Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To		Units		
	(Output)	Min	Тур	Max	
f _{MAX} Maximum Clock Frequency		40	50		MHz
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 1 to Q _A		9	13	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 1 to Q _A		11	16	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _B		12	18	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _B		14	21	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _C		24	36	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _C		28	42	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Clock 2 to Q _D	-	36	54	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clock 2 to Q _D		42	63	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Data to Any Q		16	24	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Data to Any Q		25	38	ns
t _{PLH} Propagation Delay Time Low to High Level Output	Load to Any Q		22	33	ns
I _{PHL} Propagation Delay Time High to Low Level Output	Load to Any Q		24	36	ns
t _{PHL} Propagation Delay Time High to Low Level Output	Clear to Any Q		25	37	ns

Note 1: Count enable time is the interval preceding the negative-going edge of the clock pulse during which the COUNT/LOAD and CLEAR inputs must both be high to ensure counting.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time.

Note 4: I_{CC} is measured with all inputs grounded and all outputs open.

Note 5: QA outputs are lested at I_{OL} = Max plus the limit value of I_{IL} for the CLOCK 2 input. This permits driving the CLOCK 2 input while maintaining full fan-out capability.

Logic Diagrams

