# MEMORY cmos 1 M × 16 BITS HYPER PAGE MODE DYNAMIC RAM

# MB81V16165A-60/60L/-70/70L

## CMOS 1,048,576 × 16 BITS Hyper Page Mode Dynamic RAM

#### ■ DESCRIPTION

The Fujitsu MB81V16165A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB81V16165A features a "hyper page" mode of operation whereby high-speed random access of up to 256-bits of data within the same row can be selected. The MB81V16165A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16165A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB81V16165A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and two-layer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16165A are not critical and all inputs are LVTTL compatible.

### **■ PRODUCT LINE & FEATURES**

	Parame	tor		MB81V	16165A		
	raiaiiie	itei	-60	-60L	-70	-70L	
RAS Access	Time		60 ns	max.	70 ns	max.	
Random Cycl	e Time		104 n	s min.	124 n	s min.	
Address Acce	ess Time		30 ns	max.	35 ns max.		
CAS Access	Time		15 ns	max.	17 ns max.		
Hyper Page M	Node Cycle	Time	25 ns	min.	30 ns	s min.	
Law Dawar	Operating	Current	324 m\	N max.	288 m\	W max.	
Low Power Dissipation	Standby	LVTTL Level	3.6 mW max.	3.6 mW max.	3.6 mW max.	3.6 mW max.	
Dissipation	Current	CMOS Level	1.8 mW max.	0.54 mW max.	1.8 mW max.	0.54 mW max.	

- 1,048,576 words × 16 bits organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are LVTTL compatible
- · 4096 refresh cycles every 65.6 ms
- Self refresh function

- · Standard and low power versions
- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Іоит	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C


**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **■ PACKAGE**



## **Package and Ordering Information**

- 42-pin plastic (400 mil) SOJ, order as MB81V16165A-xxPJ
- 50-pin plastic (400 mil) TSOP-II with normal bend leads, order as MB81V16165A-xxPFTN and MB81V16165A-xxLPFTN (Low Power)




## **■ CAPACITANCE**


 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to A11	C <sub>IN1</sub>	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	C <sub>IN2</sub>	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

#### **■ PIN ASSIGNMENTS AND DESCRIPTIONS**



Designator	Function				
Ao to A <sub>11</sub>	Address inputs row: Ao to A11 column: Ao to A7 refresh: Ao to A11				
RAS	Row address strobe				
<u>LCAS</u>	Lower column address strobe				
UCAS	Upper column address strobe				
WE	Write enable				
ŌĒ	Output enable				
DQ1 to DQ16	Data Input/Output				
Vcc	+3.3 volt power supply				
Vss	Circuit ground				
N.C.	No connection				



#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	<b>V</b> cc	3.0	3.3	3.6	V	
Supply voltage	ı	Vss	0	0	0	V	0°C to +70°C
Input High Voltage, all inputs	*1	VIH	2.0		Vcc+0.3	٧	0 0 10 +70 0
Input Low Voltage, all inputs*	*1	VIL	-0.3		0.8	٧	

<sup>\*:</sup> Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

#### **■ FUNCTIONAL OPERATION**

#### **ADDRESS INPUTS**

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (Ao to A11) are available, the column and row inputs are separately strobed by  $\overline{LCAS}$  or  $\overline{UCAS}$  and  $\overline{RAS}$  as shown in Figure 1. First, twelve row address bits are input on pins Ao-through-A11 and latched with the row address strobe ( $\overline{RAS}$ ) then, eight column address bits are input and latched with the column address strobe ( $\overline{LCAS}$  or  $\overline{UCAS}$ ). Both row and column addresses must be stable on or before the falling edges of  $\overline{RAS}$  and  $\overline{LCAS}$  or  $\overline{UCAS}$ , respectively. The address latches are of the flow-through type; thus, address information appearing after transfer (min) + tr is automatically treated as the column address.

#### **WRITE ENABLE**

The read or write mode is determined by the logic state of  $\overline{WE}$ . When  $\overline{WE}$  is active Low, a write cycle is initiated; when  $\overline{WE}$  is High, a read cycle is selected. During the read mode, input data is ignored.

#### **DATA INPUT**

Input data is written into memory in either of three basic ways: an early write cycle, an  $\overline{OE}$  (delayed) write cycle, and a read-modify-write cycle. The falling edge of  $\overline{WE}$  or  $\overline{LCAS}/\overline{UCAS}$ , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ<sub>1</sub> to DQ<sub>8</sub> is strobed by  $\overline{LCAS}$  and DQ<sub>9</sub> to DQ<sub>16</sub> is strobed by  $\overline{UCAS}$  and the setup/hold times are referenced to each  $\overline{LCAS}$  and  $\overline{UCAS}$  because  $\overline{WE}$  goes Low before  $\overline{LCAS}/\overline{UCAS}$ . In a delayed write or a read-modify-write cycle,  $\overline{WE}$  goes Low after  $\overline{LCAS}/\overline{UCAS}$ ; thus, input data is strobed by  $\overline{WE}$  and all setup/hold times are referenced to the write-enable signal.

#### **DATA OUTPUT**

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

trac : from the falling edge of RAS when tred (max) is satisfied.

teac : from the falling edge of  $\overline{LCAS}$  (for DQ1 to DQ3)  $\overline{UCAS}$  (for DQ9 to DQ16) when tred is greater than tred

(max).

taa : from column address input when trad is greater than trad (max), and trad (max) is satisfied.

to EA : from the falling edge of OE when OE is brought Low after trac, to ac, or taa.

toez : from  $\overline{OE}$  inactive.

 $\begin{array}{lll} \text{toff} & : & \text{from } \overline{\text{CAS}} \text{ inactive while } \overline{\text{RAS}} \text{ inactive.} \\ \text{tofr} & : & \text{from } \overline{\text{RAS}} \text{ inactive while } \overline{\text{CAS}} \text{ inactive.} \\ \text{twez} & : & \text{from } \overline{\text{WE}} \text{ active while } \overline{\text{CAS}} \text{ inactive.} \\ \end{array}$ 

The data remains valid after either  $\overline{OE}$  is inactive, or both  $\overline{RAS}$  and  $\overline{LCAS}$  (and/or  $\overline{UCAS}$ ) are inactive, or  $\overline{CAS}$  is reactived. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

## **HYPER PAGE MODE OF OPERATION**

The hyper page mode operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions,  $\overline{RAS}$  is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (within column address locations), any of  $256 \times 16$ -bits can be accessed and, when multiple MB81V16165As are used,  $\overline{CAS}$  is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when  $\overline{CAS}$  is inactive until  $\overline{CAS}$  is reactivated.

## **■ DC CHARACTERISTICS**

(At recommended operating conditions unless otherwise noted.) Note 3

							Value		
Parameter		Notes	Symbol	Conditions	Min.	Tyn	Ma	ax.	Unit
					IVIIII.	ιyp.	Std power	Low power	
Output High Voltage	)	*1	<b>V</b> он	lон = −2.0 mA	2.4	_	_	_	.,
Output Low Voltage		*1	<b>V</b> ol	loL = +2.0 mA	_	_	0.4	0.4	V
Input Leakage Curre	ent (	(Any Input)	lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	10	μА
Output Leakage Cui	rren	t	IDQ(L)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{\text{CUT}} \leq \text{V}_{\text{CC}};\\ \text{Data out disabled}\\ 3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 3.6 \text{ V}; \end{array}$	-10	_	10	10	
Operating Current (Average Power	*2	MB81V16165A -60/60L	lcc1	RAS & LCAS, UCAS cycling;			90	90	mA
Supply Current)		MB81V16165A -70/70L	1001	tac = min			80	80	
Standby Current (Power Supply	*2	LVTTL Level	lcc2	$\overline{RAS} = \overline{LCAS} = \overline{UCAS} = V_{H}$	_	_	1.0	1.0	mA
Current)		CMOS Level		$\overline{RAS} = \overline{LCAS} = \overline{UCAS} \ge V cc -0.2 V$			500	150	μΑ
Refresh Current#1 (Average Power Supply Current)	*2	MB81V16165A -60/60L	1	LCAS = UCAS = VIH, RAS			90	90	m A
	2	MB81V16165A -70/70L	- Іссз	cycling; trc = min			80	80	mA
Hyper Page Mode	*2	MB81V16165A -60/60L	lcc4	RAS = V <sub>IL</sub> , LCAS = UCAS cycling;			90	90	mA
Current	۷	MB81V16165A -70/70L	1004	thec = min			80	80	ША
Refresh Current#2 (Average Power	*2	MB81V16165A -60/60L	lcc5	RAS cycling; CAS-before-RAS;			90	90	mA
Supply Current)		MB81V16165A -70/70L	1003	tac = min			180	80	111,7 (
Battery Back Up Current	*2	MB81V16165A -60/-70	lass	$\begin{tabular}{l lllllllllllllllllllllllllllllllllll$	_	_	800	_	
(Average Power Supply Current)		MB81V16165A -60L/70L	RAS cycling; CAS-before-RAS; trac = 32 $\mu$ s tras = min to 300 ns Viii $\geq$ Vcc-0.2 V, Viii $\leq$ 0.2 V		_	_	_	μА	μΑ
Refresh Current#3 (Average Power Supply Current)		MB81V16165A -60/60L MB81V16165A -70/70L	- Іссэ	RAS = V <sub>I</sub> , CAS = V <sub>I</sub> Self refresh;	_	_	800	250	μА

**■ AC CHARACTERISTICS** 

(At recommended operating conditions unless otherwise noted.) Notes  ${\bf 3,4,5}$ 

N.a.	Davamatav	Notes	Comple of	MB81V161	65A-60/60L	MB81V161	65A-70/70L	Llmit
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
4	Time Detugen Defuseb	Standard		_	65.6	_	65.6	
1	Time Between Refresh	Low power	<b>t</b> ref	_	128	_	128	ms
2	Random Read/Write Cycle Time		<b>t</b> RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		<b>t</b> rwc	138	_	162	_	ns
4	Access Time from RAS	*6,9	trac	_	60	_	70	ns
5	Access Time from CAS	*7,9	tcac	_	15	_	17	ns
6	Column Address Access Time	*8,9	<b>t</b> AA	_	30	_	35	ns
7	Output Hold Time		<b>t</b> oн	3	_	3	_	ns
8	Output Hold Time from CAS		tонс	5	_	5	_	ns
9	Output Buffer Turn On Delay Time	Э	<b>t</b> on	0	_	0	_	ns
10	Output Buffer Turn off Delay Time	*10	toff	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		<b>t</b> RP	40	_	50	_	ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		tпsн	15	_	17	_	ns
17	CAS to RAS Precharge Time	*21	tcrp	5	_	5	_	ns
18	RAS to CAS Delay Time	*11,12,22	trcd	14	45	14	53	ns
19	CAS Pulse Width		<b>t</b> cas	10	_	13	_	ns
20	CAS Hold Time		<b>t</b> csH	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*19	<b>t</b> CPN	10	_	10	_	ns
22	Row Address Set Up Time		tasr	0	_	0	_	ns
23	Row Address Hold Time		trah	10	_	10	_	ns
24	Column Address Set Up Time		<b>t</b> asc	0	_	0	_	ns
25	Column Address Hold Time		<b>t</b> cah	10	_	10	_	ns
26	Column Address Hold Time from	RAS	tar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	trad	12	30	12	35	ns
28	Column Address to RAS Lead Tir	me	tral	30	_	35	_	ns
29	Column Address to CAS Lead Tir	me	<b>t</b> CAL	23	_	28	_	ns
30	Read Command Set Up Time		trcs	0	_	0	_	ns

(Continued)

N.a	Davamatav Na	Notes	Coursels al	MB81V161	65A-60/60L	MB81V161	65A-70/70L	l l mid
No.	Parameter No	ies	Symbol	Min.	Max.	Min.	Max.	Unit
31	Read Command Hold Time Referenced to RAS	*14	trrh	0	_	0	_	ns
32	Read Command Hold Time Referenced to CAS	*14	<b>t</b> rch	0	_	0	_	ns
33	Write Command Set Up Time *	15,20	twcs	0	_	0		ns
34	Write Command Hold Time		twcн	10	_	10		ns
35	Write Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		tw₽	10	_	10		ns
37	Write Command to RAS Lead Time		trwL	15	_	17	_	ns
38	Write Command to CAS Lead Time		<b>t</b> cw∟	10	_	13		ns
39	DIN Set Up Time		<b>t</b> os	0	_	0	_	ns
40	DIN Hold Time		<b>t</b> DH	10	_	10	_	ns
41	Data Hold Time from RAS		<b>t</b> DHR	24	_	24	_	ns
42	RAS to WE Delay Time	*20	trwd	77	_	89		ns
43	CAS to WE Delay Time	*20	tcwd	32	_	36		ns
44	Column Address to WE Delay Time	*20	tawd	47	_	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		<b>t</b> rpc	5	_	5	_	ns
46	$\overline{\text{CAS}}$ Set Up Time for $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh		tcsr	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Re	efresh	<b>t</b> chr	10	_	12	_	ns
48	Access Time from OE	*9	<b>t</b> oea	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data		<b>t</b> oel	10	_	10	_	ns
51	OE to CAS Lead Time		<b>t</b> coL	5	_	5		ns
52	OE Hold Time Referenced to WE	*16	<b>t</b> oeh	5	_	5	_	ns
53	OE to Data in Delay Time		<b>t</b> oed	15	_	17	_	ns
54	RAS to Data in Delay Time		<b>t</b> RDD	15	_	17	_	ns
55	CAS to Data in Delay Time		tcoo	15	_	17	_	ns
56	DIN to CAS Delay Time	*17	<b>t</b> DZC	0	_	0	_	ns
57	DIN to OE Delay Time	*17	<b>t</b> dzo	0	_	0	_	ns
58	OE Precharge Time		toep	8		8		ns

(Continued)

## (Continued)

No	Parameter Notes	Cumbal	MB81V161	65A-60/60L	MB81V161	65A-70/70L	Unit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	
59	OE Hold Time Referenced to CAS	<b>t</b> oech	10	_	10	_	ns
60	WE Precharge Time	twpz	8	_	8	_	ns
61	WE to Data in Delay Time	twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse Width	trasp	_	100000	_	100000	ns
63	Hyper Page Mode Read/Write Cycle Time	<b>t</b> HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify- Write Cycle Time	thprwc	69	_	79	_	ns
65	Access Time from CAS Precharge *9,18	<b>t</b> cpa	_	35	_	40	ns
66	Hyper Page Mode CAS Precharge Time	<b>t</b> cp	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge	<b>t</b> rhcp	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time *20	tcpwd	52	_	59	_	ns


- Notes: \*1. Referenced to Vss.
  - \*2. lcc depends on the output load conditions and cycle rates; The specified values are obtained with the output open.

lcc depends on the number of address change as  $\overline{RAS} = V_{\parallel L} \overline{UCAS} = V_{\parallel H}$ ,  $\overline{LCAS} = V_{\parallel H}$  and  $V_{\parallel L} > -0.3 \text{ V}$ . lcc1, lcc3 lcc4 and lcc5 are specified at one time of address change during  $\overline{RAS} = V_{\parallel L}$  and  $\overline{UCAS} = V_{\parallel H}$ ,  $\overline{LCAS} = V_{\parallel H}$ .

lcc2 is specified during  $\overline{RAS} = V_{H}$  and  $V_{L} > -0.3 V$ .

loce is measured on condition that all address signals are fixed steady state.

- \*3. An initial pause (RAS = CAS = V<sub>IH</sub>) of 200 μs is required after power-up followed by any eight RAS-only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- \*4. AC characteristics assume  $t_T = 2$  ns.
- \*5. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- \*6. Assumes that trod ≤ trod (max), trad ≤ trad (max). If trod is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trod exceeds the value shown. Refer to Fig.2 and 3.
- \*7. If  $trcd \ge trcd$  (max),  $trad \ge trad$  (max), and  $tasc \ge taa$  -tcac-  $t\tau$ , access time is tcac.
- \*8. If trad  $\geq$  trad (max) and tasc  $\leq$  taa tcac t, access time is taa.
- \*9. Measured with a load equivalent to one TTL loads and 100 pF.
- \*10. toff, toff, twez and toez are specified that output buffer change to high-impedance state.
- \*11. Operation within the tred (max) limit ensures that trac (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
- \*12.  $t_{RCD}$  (min) =  $t_{RAH}$  (min) +  $2t_{T}$  +  $t_{ASC}$  (min).
- \*13. Operation within the trad (max) limit ensures that trad (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
- \*14. Either tran or trach must be satisfied for a read cycle.
- \*15. twos is specified as a reference point only. If twos ≥ twos (min) the data output pin will remain High-Z state through entire cycle.
- \*16. Assumes that twos < twos (min).
- \*17. Either tozo or tozo must be satisfied.
- \*18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- \*19. Assumes that CAS-before-RAS refresh.
- \*20. twos, tcwd, tawd and topwd are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twos ≥ twos (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state through-out the entire cycle. If tcwd ≥ tcwd (min), tawd ≥ tcwd (min) and tcpwd ≥ tcpwd (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying tawd, tcwd, and table specifications.
- \*21. The last CAS rising edge.
- \*22. The first  $\overline{CAS}$  falling edge.





## **■ FUNCTIONAL TRUTH TABLE**


		Clo	ock Inj	put		Addre	ss Input	li	nput/Ou	tput Da	ıta			
Operation Mode	RAS	ICAC	UCAS	WE	ŌĒ	Row	Column	DQ₁ t	to DQs	DQ <sub>9</sub> t	0 DQ16	Refresh	Note	
	KAS	KAS L	LUAS	UCAS	VV E	UE	ROW	w Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_		
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	tncs ≥ tncs (min)	
Write Cycle (Early Write)	L	L H L	H L L	L	Х	Valid	Valid	Valid — Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs ≥ twcs (min)	
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid — Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*		
RAS-only Refresh Cycle	L	Н	Н	Х	Х	Valid	_	_	High-Z	_	High-Z	Yes		
CAS-before- RAS Refresh Cycle	L	L	L	Х	Х	_	_		High-Z	_	High-Z	Yes	tcsn ≥ tcsn (min)	
Hidden Refresh Cycle	H→L	L H L	H L L	Н→Х	L	_	_	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes	Previous data is kept	


X: "H" or "L"


<sup>\*:</sup> It is impossible in Hyper Page Mode.



































RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.







A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the function of CAS-before-RAS refresh circuitry. If a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A<sub>0</sub> through A<sub>11</sub> are defined by the on-chip refresh counter.

Column Address: Bits A<sub>0</sub> through A<sub>7</sub> are defined by latching levels on A<sub>0</sub>-A<sub>7</sub> at the second falling edge of CAS.


The CAS-before-RAS Counter Test procedure is as follows;

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

## (At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81V161	65A-60/60L	MB81V161	Unit	
140.	Farameter	Syllibol	Min.	Max.	Min.	Max.	Oilit
69	Access Time from CAS	<b>t</b> fcac	_	50	_	55	ns
70	Column Address Hold Time	<b>t</b> FCAH	35	_	35	_	ns
71	CAS to WE Delay Time	trcwd	70	_	77	_	ns
72	CAS Pulse Width	trcas	90	_	99	_	ns
73	RAS Hold Time	<b>t</b> FRSH	90	_	99	_	ns

**Note:** Assumes that  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle only.



## (At recommended operating conditions unless otherwise noted.)

No.	Danamatan	Symbol	MB81V161	65A-60/60L	MB81V161	Unit	
INO.	Parameter	Symbol	Min.	Max.	Min.	Max.	Oille
74	RAS Pulse Width	trass	100	_	100	_	μs
75	RAS Precharge Time	<b>t</b> RPS	104	_	124		ns
76	CAS Hold Time	<b>t</b> chs	<del>-</del> 50	_	-50	_	ns

Note: Assumes Self Refresh cycle only.

#### **DESCRIPTION**

The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and timing generator.

If CAS goes to "L" before RAS goes to "L" (CBR) and the condition of CAS "L" and RAS "L" is kept for term of trans (more than 100 μs), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed intervals using internal refresh address counter during "RAS=L" and "CAS=L".


Exit from self refresh cycle is performed by toggling of RAS and CAS to "H" with specified tens min.. In the time, RAS must be kept "H" with specified tens min.

Using self refresh mode, data can be retained without external CAS signal during system is in standby.

#### Restruction for Self Refresh operation;


For self refresh operation, the notice below must be considered.

- In the case that distributed CBR refresh are operated between read/write cycles
   Self Refresh cycles can be executed without special rule if 4,096 cycles of distributed CBR refresh are executed within the max.
- 2) In the case that burst CBR refresh or distributed/burst RAS-only refresh are operated between read/write cycles 4,096 times of burst CBR refresh or 4,096 times of burst RAS-only refresh must be executed before and after Self Refresh cycles.



\* Read/Write operation can be performed non refresh time within this or time

## **■ PACKAGE DIMENSIONS**



## **■ PACKAGE DIMENSIONS**

