- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters

- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications

- Performs BCD, Bi-Quinary, or Binary Counting

- Fully Programmable

- Fully Independent Clear Input

- Guaranteed to Count at Input Frequencies from 0 to 35 MHz

- Input Clamping Diodes Simplify System Design

SN54176, SN54177 . . . J OR W PACKAGE
SN74176, SN74177 . . . J OR N PACKAGE
(TOP VIEW)

$\overline{LOAD}$	1	14 V_{CC}
Q_C	2	13 $\overline{CLR}$
C	3	12 Q_D
A	4	11 D
Q_A	5	10 B
CLK2	6	9 Q_B
GND	7	8 CLK1

description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is 150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of −55°C to 125°C; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.

TTL DEVICES

3

TEXAS
INSTRUMENTS

POST OFFICE BOX 225012 ● DALLAS, TEXAS 75265

typical count configurations

SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the Q_A output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.

2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the Q_D output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output Q_A in accordance with the bi-quinary function table.

FUNCTION TABLES

SN54176, SN74176

COUNT	DECADE (BCD) (See Note A) OUTPUT				COUNT	BI-QUINARY (5-2) (See Note B) OUTPUT			
	Q_D	Q_C	Q_B	Q_A		Q_A	Q_D	Q_C	Q_B
0	L	L	L	L	0	L	L	L	L
1	L	L	L	H	1	L	L	L	H
2	L	L	H	L	2	L	L	H	L
3	L	L	H	H	3	L	L	H	H
4	L	H	L	L	4	L	H	L	L
5	L	H	L	H	5	H	L	L	L
6	L	H	H	L	6	H	L	L	H
7	L	H	H	H	7	H	L	H	L
8	H	L	L	L	8	H	L	H	H
9	H	L	L	H	9	H	H	L	L

H = high level, L = low level

NOTES: A. Output Q_A connected to clock-2 input.
B. Output Q_D connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the Q_B, Q_C, and Q_D outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

1. When used as a high-speed 4-bit ripple-through counter, output Q_A must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the Q_A, Q_B, Q_C, and Q_D outputs as shown in the function table at right.

2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the Q_B, Q_C, and Q_D outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

FUNCTION TABLE

SN54177, SN74177

(See Note A)

COUNT	OUTPUT			
	Q_D	Q_C	Q_B	Q_A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

H = high level, L = low level

NOTE A: Output Q_A connected to clock-2 input.

3

TTL DEVICES

TEXAS INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

logic diagrams

SN54177, SN74177

SN54176, SN74176

Pin numbers shown on logic notation are for J or N packages.

3

TTL DEVICES

schematics of inputs and outputs

EQUIVALENT OF COUNT/LOAD, CLEAR, AND DATA INPUTS

V$_{CC}$

R$_{eq}$

INPUT

Data, Count/load: R$_{eq}$ = 4 kΩ NOM
Clear: R$_{eq}$ = 2 kΩ NOM

EQUIVALENT OF CLOCK INPUTS

V$_{CC}$

R1 R2 R3

INPUT

NOMINAL VALUES OF
R1, R2, and R3

INPUT	'176	'177
Clock 1	4 kΩ	4 kΩ
Clock 2	4 kΩ	6 kΩ

TYPICAL OF ALL OUTPUTS

V$_{CC}$

100 Ω NOM

OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V$_{CC}$ (see Note 1) . . . . 7 V
Input voltage . . . . 5.5 V
Interemitter voltage (see Note 2) . . . . 5.5 V
Operating free-air temperature range: SN54176, SN54177 Circuits . . . . −55°C to 125°C
                SN74176, SN74177 Circuits . . . . 0°C to 70°C
Storage temperature range . . . . −65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.
      2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V$_{CC}$	SN54'	4.5	5	5.5	V
	SN74'	4.75	5	5.25	
High-level output current, I$_{OH}$				−800	µA
Low-level output current, I$_{OL}$				16	mA
Count frequency (see Figure 1)	Clock-1 input	0		35	MHz
	Clock-2 input	0		17.5	
Pulse width, t$_w$ (see Figure 1)	Clock-1 input	14			ns
	Clock-2 input	28			
	Clear	20			
	Load	25			
Input hold time, t$_h$ (see Figure 1)	High-level data	t$_{w(load)}$			ns
	Low-level data	t$_{w(load)}$			
Input setup time, t$_{su}$ (see Figure 1)	High-level data	15			ns
	Low-level data	20			
Count enable time, t$_{enable}$ (see Note 3 and Figure 1)		25			ns
Operating free-air temperature, T$_A$	SN54'	−55		125	°C
	SN74'	0		70	

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS[†]		SN54176, SN74176			SN54177, SN74177			UNIT
				MIN	TYP[‡]	MAX	MIN	TYP[‡]	MAX	
V_{IH}	High-level input voltage			2			2			V
V_{IL}	Low-level input voltage					0.8			0.8	V
V_{IK}	Input clamp voltage	V_{CC} = MIN, I_I = −12 mA				−1.5			−1.5	V
V_{OH}	High-level output voltage	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = 0.8 V, I_{OH} = −800 μA		2.4	3.4		2.4	3.4		V
V_{OL}	Low-level output voltage	V_{CC} = MIN, V_{IH} = 2 V, V_{IL} = 0.8 V, I_{OL} = 16 mA¶			0.2	0.4		0.2	0.4	V
I_I	Input current at maximum input voltage	V_{CC} = MAX, V_I = 5.5 V				1			1	mA
I_{IH}	High-level input current	Data, count/load	V_{CC} = MAX, V_I = 2.4 V			40			40	μA
		Clear, clock 1				80			80	
		Clock 2				120			80	
I_{IL}	Low-level input current	Data, count/load	V_{CC} = MAX, V_I = 0.4 V			−1.6			−1.6	mA
		Clear				−3.2			−3.2	
		Clock 1				−4.8			−4.8	
		Clock 2				−4.8			−3.2	
I_{OS}	Short-circuit output current§	V_{CC} = MAX	SN54'	−20		−57	−20		−57	mA
			SN74'	−18		−57	−18		−57	
I_{CC}	Supply current	V_{CC} = MAX, See Note 4			30	48		30	48	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions.
‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.
¶ Q_A outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.
§ Not more than one output should be shorted at a time.
NOTE 4: I_{CC} is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, R_L = 400 Ω, C_L = 15 pF, T_A = 25°C, see figure 1

PARAMETER◊	FROM (INPUT)	TO (OUTPUT)	SN54176, SN74176			SN54177, SN74177			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
f_{max}	Clock 1	Q_A	35	50		35	50		MHz
t_{PLH}	Clock 1	Q_A		8	13		8	13	ns
t_{PHL}				11	17		11	17	
t_{PLH}	Clock 2	Q_B		11	17		11	17	ns
t_{PHL}				17	26		17	26	
t_{PLH}	Clock 2	Q_C		27	41		27	41	ns
t_{PHL}				34	51		34	51	
t_{PLH}	Clock 2	Q_D		13	20		44	66	ns
t_{PHL}				17	26		50	75	
t_{PLH}	A, B, C, D	Q_A, Q_B, Q_C, Q_D		19	29		19	29	ns
t_{PHL}				31	46		31	46	
t_{PLH}	Load	Any		29	43		29	43	ns
t_{PHL}				32	48		32	48	
t_{PHL}	Clear	Any		32	48		32	48	ns

◊f_{max} ≡ maximum count frequency
t_{PLH} ≡ propagation delay time, low-to-high-level output
t_{PHL} ≡ propagation delay time, high-to-low-level output

3

TTL DEVICES

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

FIGURE 1

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ⩽ 1 MHz, duty cycle ⩽ 50%, t_r < 5 ns, and unless specified, t_f < 5 ns. When testing f_{max}, vary PRR.
B. C_L includes probe and jig capacitance.
C. All diodes are 1N3064 or equivalent.
D. Unless otherwise specified, Q_A is connected to clock 2.

3

TTL DEVICES

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265