Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### GENERAL DESCRIPTION



The ICS87952I-147 is a low voltage, low skew LVCMOS/LVTTL Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. With output frequencies up to 180MHz, the ICS87952I-147

is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS87952I-147 contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

For test and system debug purposes, the nPLL\_EN input allows the PLL to be bypassed. When HIGH, the MR/nOE input resets the internal dividers and forces the outputs to the high impedance state.


The low impedance LVCMOS/LVTTL outputs of the ICS87952I-147 are designed to drive terminated transmission lines. The effective fanout of each output can be doubled by utilizing the ability of each output to drive two series terminated transmission lines.


#### **F**EATURES

- · Fully integrated PLL
- Eleven LVCMOS / LVTTL outputs,  $7\Omega$  typical output impedance
- LVCMOS / LVTTL REF\_CLK input
- Output frequency range up to 180MHz at  $V_{DD} = 3.3V \pm 5\%$
- VCO range: 240MHz 480MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter: 100ps (maximum)
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- · Available in both standard and lead-free RoHS compliant packages

### BLOCK DIAGRAM

### PIN ASSIGNMENT





Top View

# Low Skew, 1-to-11 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

TABLE 1. PIN DESCRIPTIONS

| Number                | Name                         | T      | уре      | Description   |
|-----------------------|------------------------------|--------|----------|---|
| 1                     | VCO_SEL                      | Input  | Pulldown | VCO select input. LVCMOS / LVTTL interface levels.  |
| 2                     | F_SELC                       | Input  | Pulldown | Determines output divider values for Bank C as described in Table 3A. LVCMOS / LVTTL interface levels.  |
| 3                     | F_SELB                       | Input  | Pulldown | Determines output divider values for Bank B as described in Table 3A. LVCMOS / LVTTL interface levels.  |
| 4                     | F_SELA                       | Input  | Pulldown | Determines output divider values for Bank A as described in Table 3A. LVCMOS / LVTTL interface levels.  |
| 5                     | MR/nOE                       | Input  | Pulldown | Active High Master Reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the outputs are in Hi-Z. When logic LOW, the internal dividers and the outputs are enabled. Reset not required on power-up. LVCMOS / LVTTL interface levels. |
| 6                     | REF_CLK                      | Input  | Pulldown | Reference clock input. LVCMOS / LVTTL interface levels.   |
| 7                     | GNDI                         | Power  |          | Internal power supply ground.   |
| 8                     | FB_IN                        | Input  | Pulldown | Feedback input to phase detector for generating clocks with "zero delay". LVCMOS / LVTTL interface levels.  |
| 9                     | nPLL_EN                      | Input  | Pulldown | PLL select input. Selects between REF_CLK and the PLL. When HIGH, selects REF_CLK. When LOW, selects PLL. LVCMOS / LVTTL interface levels.  |
| 10                    | $V_{\scriptscriptstyle DDA}$ | Power  |          | Analog supply pin.  |
| 11                    | V <sub>DD</sub>              | Power  |          | Core supply pin.  |
| 12, 14,<br>15, 18, 19 | QA0, QA1,<br>QA2, QA3, QA4   | Output |          | Bank A clock outputs. $7\Omega$ typical output impedance. LVCMOS / LVTTL interface levels.  |
| 13, 17,<br>24, 28, 29 | GNDO                         | Power  |          | Output power supply ground.   |
| 16, 20,<br>21, 25, 32 | V <sub>DDO</sub>             | Power  |          | Output supply pins.   |
| 22, 23,<br>26, 27     | QB0, QB1,<br>QB2, QB3        | Output |          | Bank B clock outputs. $7\Omega$ typical output impedance. LVCMOS / LVTTL interface levels.  |
| 30, 31                | QC0, QC1                     | Output |          | Bank C clock outputs. $7\Omega$ typical output impedance. LVCMOS / LVTTL interface levels.  |

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol                | Parameter                                  | Test Conditions                           | Minimum | Typical | Maximum | Units |
|-----------------------|--|---|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                          |   |         | 4       |         | pF    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                    |   |         | 51      |         | kΩ    |
| C <sub>PD</sub>       | Power Dissipation Capacitance (per output) | $V_{DD}$ , $V_{DDA}$ , $V_{DDO} = 3.465V$ |         | 25      |         | pF    |
| R <sub>out</sub>      | Output Impedance                           |   |         | 7       |         | Ω     |

TABLE 3A. CONTROL INPUT FUNCTION TABLE

| Input  | Output         | Input | Output  | Input  | Output  |
|--------|----------------|-------|---------|--------|---------|
| F_SELA | F_SELA QA0:QA4 |       | QB0:QB3 | F_SELC | QC0:QC1 |
| 0      | ÷4             | 0     | ÷4      | 0      | ÷2      |
| 1      | ÷6             | 1     | ÷2      | 1      | ÷4      |

TABLE 3B. CONTROL SELECT FUNCTION TABLE

| <b>Control Input</b> | Logic 0       | Logic 1     |
|----------------------|---------------|-------------|
| VCO_SEL              | fVCO          | fVCO/2      |
| MR/nOE               | Output Enable | HiZ         |
| nPLL_EN              | Enable PLL    | Disable PLL |



Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>IA</sub> 47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol           | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-----------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub>  | Core Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDA</sub> | Analog Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| V <sub>DDO</sub> | Output Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>DD</sub>  | Power Supply Current  |                 |         |         | 160     | mA    |
| I <sub>DDA</sub> | Analog Supply Current |                 |         | 15      | 20      | mA    |

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol          | Parameter                   |   | Test Conditions                | Minimum | Typical | Maximum               | Units |
|-----------------|-----------------------------|---|--------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Volt             | age   |                                | 2       |         | V <sub>DD</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Volta             | age   |                                | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input<br>High Current       | REF_CLK,<br>MR/nOE, FB_IN, VCO_SEL,<br>F_SELA:F_SELC, nPLL_EN | $V_{DD} = V_{IN} = 3.465V$     |         |         | 120                   | μΑ    |
| I <sub>IL</sub> | Input<br>Low Current        | REF_CLK,<br>MR/nOE, FB_IN, VCO_SEL,<br>F_SELA:F_SELC, nPLL_EN | $V_{DD} = 3.465V, V_{IN} = 0V$ | -120    |         |                       | μΑ    |
| V <sub>OH</sub> | Output High Voltage; NOTE 1 |   | I <sub>OH</sub> = -20mA        | 2.4     |         |                       | V     |
| V <sub>OL</sub> | Output Low Voltage; NOTE 1  |   | I <sub>OL</sub> = 20mA         |         |         | 0.5                   | V     |

NOTE 1: Outputs terminaed with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information Section, "3.3V Output Load Test Circuit" diagram.

 $\textbf{Table 5. PLL Input Reference Characteristics,} \ \ V_{\text{DD}} = V_{\text{DDA}} = V_{\text{DDO}} = 3.3V \pm 5\%, \ \text{Ta} = -40^{\circ}\text{C} \ \text{to} \ 85^{\circ}\text{C}$ 

| Symbol           | Parameter   | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---|-----------------|---------|---------|---------|-------|
| f <sub>REF</sub> | Input Reference Frequency NOTE: Input reference frequency is limited by the divider selection and the VCO lock range. |                 |         |         | 100     | MHz   |

## Integrated Circuit Systems, Inc.

## ICS87952I-147

Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

Table 6. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

| Symbol   | Parameter  |                 | Test Conditions             | Minimum | Typical | Maximum | Units |
|--|--|-----------------|-----------------------------|---------|---------|---------|-------|
|  | Maximum  | QC, QB (÷2)     |                             | 180     |         |         | MHz   |
| $f_{MAX}$  | Output Frequency   | QA, QB, QC (÷4) |                             | 120     |         |         | MHz   |
|  | (PLL Mode)   | QA (÷6)         |                             | 80      |         |         | MHz   |
| t <sub>PD</sub>  | Propagation Delay, REF_CLK to FB_IN Delay, (Static Phase Offset); NOTE 1 |                 | REF_CLK = 50MHz             | -100    |         | 200     | ps    |
| f <sub>vco</sub>   | PLL VCO Lock Rar   | nge             |                             | 240     |         | 480     | MHz   |
|  |  | All Outputs     | Any Frequency               |         |         | 150     | ps    |
| tal(a)   | Output Skew;<br>NOTE 2, 3  | Within QA Bank  |                             |         |         | 100     | ps    |
| tsk(o)   |  | Within QB Bank  |                             |         |         | 100     | ps    |
|  |  | Within QC Bank  |                             |         |         | 50      | ps    |
| tjit(cc)   | Cycle-to-Cycle   |                 | Output Frequencies<br>Mixed |         |         | 400     | ps    |
| , ,  | Jitter; NOTE 3   | All Outputs     | Same Frequency              |         |         | 100     | ps    |
| tjit(per)  | Period Jitter  |                 | Output Frequencies<br>Mixed |         |         | 450     | ps    |
|  |  | All Outputs     | Same Frequency              |         |         | 100     | ps    |
| $t_{\scriptscriptstyle \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \! \!$ | PLL Lock Time  |                 |                             |         |         | 10      | ms    |
| t <sub>R</sub> / t <sub>F</sub>  | Output Rise/Fall Time  |                 | 0.8V to 2.0V                | 0.10    |         | 1.0     | ns    |
| t <sub>PLZ</sub> , t <sub>PHZ</sub>  | Output Disable Time  |                 |                             | 1.5     |         | 8       | ns    |
| t <sub>PZL</sub>   | Output Enable Time   |                 |                             | 2       |         | 10      | ns    |
| odc  | Output Duty Cycle  |                 |                             | 47      | 50      | 53      | %     |

All parameters measured at  $f_{MAX}$  unless noted otherwise. All outputs loaded at  $50\Omega$  to  $V_{DDO}/2$ . NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at  $V_{\rm DDO}/2$ .


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, 1-TO-11


## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

## PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT




tjit(cc) = tcycle n –tcycle n+1 1000 Cycles

#### **OUTPUT SKEW**




#### CYCLE-TO-CYCLE JITTER



#### PERIOD JITTER



#### REF\_CLK TO FB\_IN DELAY



#### **OUTPUT RISE/FALL TIME**

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS87952I-147 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\,V_{\rm DDA}$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a 10mF and a .01mF bypass capacitor should be connected to each  $V_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### LVCMOS CONTROL PINS:

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### LAYOUT GUIDELINE

The schematic of the ICS87952I-147 layout example is shown in *Figure 2A*. This layout example is used as a general guideline. The layout in the actual system will depend on the se-

lected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.




FIGURE 2A. ICS87952I-147 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER SCHEMATIC EXAMPLE

Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

The following component footprints are used in this layout example:

All the resistors and capacitors are size 0603.

#### Power and Grounding

Place the decoupling capacitors as close as possible to the power pins. If space allows, placement of the decoupling capacitor on the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin caused by the via.

Maximize the power and ground pad sizes and number of vias capacitors. This can reduce the inductance between the power and ground planes and the component power and ground pins.

The RC filter consisting of R7, C11, and C16 should be placed as close to the  $V_{\tiny DDA}$  pin as possible.

#### **CLOCK TRACES AND TERMINATION**

Poor signal integrity can degrade the system performance or cause system failure. In synchronous high-speed digital systems, the clock signal is less tolerant to poor signal integrity than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The shape of the trace and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The  $50\Omega$  output traces should have same length.
- Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock traces on the same layer. Whenever possible, avoid placing vias on the clock traces. Placement of vias on the traces can affect the trace characteristic impedance and hence degrade signal integrity.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow a separation of at least three trace widths between the differential clock trace and the other signal trace.
- The series termination resistors should be located as close to the driver pins as possible.




FIGURE 2B. PCB BOARD LAYOUT FOR ICS87952I-147

Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

## RELIABILITY INFORMATION

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 32 Lead LQFP}$ 

## $\theta_{AA}$ by Velocity (Linear Feet per Minute)

|  | 0        | 200      | 500      |
|--|----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 47.9°C/W | 42.1°C/W | 39.4°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS87952I-147 is: 2882 Compatible with MPC952, MPC9352, MPC93R52

## Low Skew, 1-to-11 LVCMOS / LVTTL CLock Multiplier/Zero Delay Buffer

#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 8. PACKAGE DIMENSIONS

|            | JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS |            |         |  |  |  |
|------------|---|------------|---------|--|--|--|
| OVMBOL     |   | BBA        |         |  |  |  |
| SYMBOL     | MINIMUM                                       | NOMINAL    | MAXIMUM |  |  |  |
| N          |   | 32         |         |  |  |  |
| Α          |   |            | 1.60    |  |  |  |
| <b>A</b> 1 | 0.05  |            | 0.15    |  |  |  |
| A2         | 1.35  | 1.40       | 1.45    |  |  |  |
| b          | 0.30  | 0.37       | 0.45    |  |  |  |
| С          | 0.09  |            | 0.20    |  |  |  |
| D          |   | 9.00 BASIC |         |  |  |  |
| D1         |   | 7.00 BASIC |         |  |  |  |
| D2         |   | 5.60 Ref.  |         |  |  |  |
| E          |   | 9.00 BASIC |         |  |  |  |
| E1         |   | 7.00 BASIC |         |  |  |  |
| E2         |   | 5.60 Ref.  |         |  |  |  |
| е          |   | 0.80 BASIC |         |  |  |  |
| L          | 0.45 0.60 0.75                                |            |         |  |  |  |
| θ          | 0°  |            | 7°      |  |  |  |
| ccc        |   |            | 0.10    |  |  |  |

Reference Document: JEDEC Publication 95, MS-026



Low Skew, 1-TO-11

## LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER

#### TABLE 9. ORDERING INFORMATION

| Part/Order Number  | Marking       | Package                  | Shipping Packaging | Temperature   |
|--------------------|---------------|--------------------------|--------------------|---------------|
| ICS87952AYI-147    | ICS87952AI147 | 32 Lead LQFP             | tray               | -40°C to 85°C |
| ICS87952AYI-147T   | ICS87952AI147 | 32 Lead LQFP             | 1000 tape & reel   | -40°C to 85°C |
| ICS87952AYI-147LF  | ICS7952AI147L | 32 Lead "Lead-Free" LQFP | tray               | -40°C to 85°C |
| ICS87952AYI-147LFT | ICS7952AI147L | 32 Lead "Lead-Free" LQFP | 1000 tape & reel   | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

 $The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc.\ or\ its subsidiaries\ in\ the\ United\ States\ and/or\ other\ countries.$ 

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



# Low Skew, 1-to-11 LVCMOS / LVTTL CLock Multiplier/Zero Delay Buffer

|     | REVISION HISTORY SHEET               |   |   |         |  |  |  |  |
|-----|--------------------------------------|---|---|---------|--|--|--|--|
| Rev | Rev Table Page Description of Change |   |   |         |  |  |  |  |
| В   | T6                                   | 4 | AC Characteristics Table - t <sub>PD</sub> , deleted 0ps typical and deleted t <sub>PW</sub> row. | 4/10/06 |  |  |  |  |
|     |                                      |   |   |         |  |  |  |  |
|     |                                      |   |   |         |  |  |  |  |