

32,768 WORD x 8 Bit CMOS Static RAM


FEATURES

- Fast Access Time : 55, 70, 85, 100ns(Max.)
- Low Power Dissipation  
Standby (CMOS) : 10 $\mu$ W(Typ.) L-Version  
5 $\mu$ W(Typ.) LL-Version  
Operating : 35mW/1MHz(Max.)
- Single 5V  $\pm$  10% power supply
- TTL compatible inputs and outputs
- Fully Static Operation  
- No clock or refresh required
- Three state Output
- Low Data Retention Voltage : 2V (Min.)
- Standard Pin Configuration  
KM62256CLP/CLP-L : 28-DIP-600B  
KM62256CLG/CLG-L : 28-SOP-450  
KM62256CLS/CLS-L : 28-DIP-300  
KM62256CLTG/CLTG-L : 28-TSOP1-0813.4F  
KM62256CLRG/CLRG-L : 28-TSOP1-0813.4R

GENERAL DESCRIPTION

The KM62256CL/CL-L is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits. The device is fabricated using Samsung's advanced CMOS process with poly resistors. The KM62256CL/CL-L has an output enable input for precise control of the data outputs. It also has a chip enable input for the minimum current power down mode. The KM62256CL/CL-L has been designed for high speed and low power application. It is particularly well suited for battery back-up nonvolatile memory application.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

Pin Name	Pin Function
A0-A14	Address Inputs
WE	Write Enable input
CS	Chip Select Input
OE	Output Enable input
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power(5V)
Vss	Ground



**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Voltage on Vcc Supply Relative to Vss	V <sub>CC</sub>	-0.5 to 7.0	V
Power Dissipation	P <sub>D</sub>	1.0	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	0 to 70	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260°C, 10sec(Lead only)	—

\* Stresses greater than those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING CONDITIONS** (T<sub>A</sub>=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> +0.5	V
Input Low Voltage	V <sub>IL</sub>	-0.5*	—	0.8	V

\* V<sub>IL</sub>(min.)=-3.0V for ≤50ns pulse

**DC AND OPERATING CHARACTERISTICS**

(T<sub>A</sub>=0 to 70°C, V<sub>CC</sub>=5V ± 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ*	Max	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	—	1	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>I/O</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	—	1	μA
Operating Power Supply Current	I <sub>CC</sub>	$\overline{CS}=V_{IL}$ , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> I <sub>I/O</sub> =0mA	—	7	15	mA
Average Operating Current	I <sub>CC1</sub>	Cycle Time=1μs, 100% Duty $\overline{CS} \leq 0.2V$ , V <sub>IL</sub> ≤ 0.2V, V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V, I <sub>I/O</sub> =0mA	—	—	7	mA
	I <sub>CC2</sub>	Min Cycle, 100% Duty $\overline{CS}=V_{IL}$ , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> I <sub>I/O</sub> =0mA	—	45	70	mA
Standby Power Supply Current	I <sub>SB</sub>	$\overline{CS}=V_{IH}$	—	—	1	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC}-0.2V$ V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	L-Ver	—	2	100
LL-Ver			—	1	20	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA	—	—	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4	—	—	V

\* Typ : V<sub>CC</sub>=5V, T<sub>A</sub>=25°C



**CAPACITANCE** (f=1MHz, TA=25°C)\*


Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	8	pF

\* Note : Capacitance is sampled and not 100% tested.

**TEST CONDITIONS** (TA=0 to 70°C, Vcc=5V±10%, unless otherwise specified)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5 V
Output Load	CL=100pF+1TTL

**TEST CIRCUIT**



\* Including Scope and Jig Capacitance

**READ CYCLE**

Parameter	Symbol	KM62256CL-5		KM62256CL-7		KM62256CL-8		KM62256CL-10		Unit
		KM62256CL-5L		KM62256CL-7L		KM62256CL-8L		KM62256CL-10L		
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	55		70		85		100		ns
Address Access Time	t <sub>AA</sub>		55		70		85		100	ns
Chip Select to Output	t <sub>CO</sub>		55		70		85		100	ns
Output Enable to Valid Output	t <sub>OE</sub>		25		35		45		50	ns
Chip Select to Low-Z Output	t <sub>LZ</sub>	10		10		10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		5		5		ns
Chip Deselect to High-Z Output	t <sub>HZ</sub>	0	20	0	30	0	30	0	35	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	30	0	30	0	35	ns
Output Hold from Address Change	t <sub>OH</sub>	5		5		10		10		ns

WRITE CYCLE


Parameter	Symbol	KM62256CL-5		KM62256CL-7		KM62256CL-8		KM62256CL-10		Unit
		KM62256CL-5L		KM62256CL-7L		KM62256CL-8L		KM62256CL-10L		
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	55		70		85		100		ns
Chip Select to End of Write	t <sub>CW</sub>	45		60		75		80		ns
Address Valid to End of Write	t <sub>AW</sub>	45		60		75		80		ns
Address Set-up Time	t <sub>AS</sub>	0		0		0		0		ns
Write Pulse Width	t <sub>WP</sub>	40		50		60		60		ns
Write Recovery Time	t <sub>WR</sub>	0		0		0		0		ns
Write to Output High-Z	t <sub>WHZ</sub>	0	20	0	25	0	30	0	30	ns
Data to Write Time Overlap	t <sub>DW</sub>	25		30		40		40		ns
Data Hold from Write Time	t <sub>DH</sub>	0		0		0		0		ns
End Write to Output Low-Z	t <sub>OWL</sub>	5		5		5		5		ns

2

TIMING DIAGRAMS


TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)

( $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ )




**TIMING WAVEFORM OF READ CYCLE (2)**

( $\overline{WE} = V_{IH}$ ) (Note 1, 2, 3, 4)




**TIMING WAVEFORM OF WRITE CYCLE (3)**

( $\overline{OE}$  Clocked) (Note 5, 6, 7, 8)



**TIMING WAVEFORM OF WRITE CYCLE (4)**

( $\overline{OE}$  Low Fixed) (Note 5, 6, 7, 8, 9)



2

**Notes**

- $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to the  $V_{OH}$  or  $V_{OL}$  level.
- At any given temperature and voltage condition  $t_{HZ}$  (max.) is less than  $t_{LZ}$  (min.) both for a given device and from device to device.
- $\overline{WE}$  is high for read cycle.
- Address valid prior to or coincident with  $\overline{CS}$  transition Low.
- A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and  $\overline{WE}$ .
- During this period, I/O pins are in the output state. The input signals out of phase must not applied.
- $\overline{CS}$  or  $\overline{WE}$  must be high during address transition state.
- If  $\overline{OE}$  is high, I/O pins remain in a high-impedance state.
- $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	V <sub>CC</sub> Current
H	X*	X	Power Down	High-Z	I <sub>SB</sub> , I <sub>SB1</sub>
L	H	H	Output Disable	High-Z	I <sub>CC</sub>
L	H	L	Read	D <sub>OUT</sub>	I <sub>CC</sub>
L	L	X	Write	D <sub>IN</sub>	I <sub>CC</sub>

\* X means Don't Care.

DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for Data Retention	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		5.5	V
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> = 3.0V $\overline{CS} \geq V_{CC} - 0.2V$	L	1	50*	μA
			L-L	0.5	10**	μA
Data Retention Set-up Time	t <sub>SDR</sub>	See Data Retention Waveforms (below)	0			ns
Recovery Time	t <sub>RDR</sub>		t <sub>RC</sub> ***			ns

\* 20μA (Max.) at 0°C~40°C

\*\* 3μA (Max.) at 0°C~40°C

\*\*\* t<sub>RC</sub>: Read Cycle Time

DATA RETENTION WAVEFORM ( $\overline{CS}$  Controlled)

