SCLS033C - MARCH 1984 - REVISED MAY 1997

- Operation From Very Slow Input Transitions
- Temperature-Compensated Threshold Levels
- High Noise Immunity
- Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

In these devices, each circuit functions as a quadruple NOR gate. They perform the Boolean function $Y = \overline{A} \bullet \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic. However, because of the Schmitt action, the inputs have different input threshold levels for positive- and negative-going signals.


These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals.

The SN54HC7002 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC7002 is characterized for operation from –40°C to 85°C.

SN54HC7002 . . . J OR W PACKAGE SN74HC7002 . . . D OR N PACKAGE (TOP VIEW)



SN54HC7002 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Χ	L
×	Н	L
L	L	Н




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HC7002, SN74HC7002 QUADRUPLE POSITIVE-NOR GATES WITH SCHMITT-TRIGGER INPUTS


SCLS033C - MARCH 1984 - REVISED MAY 1997

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, N, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range‡

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($\overline{V_I}$ < 0 or V_I > V_{CC}) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{sta}	. –65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



SCLS033C - MARCH 1984 - REVISED MAY 1997

recommended operating conditions

			SN	SN54HC7002			SN74HC7002			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		2	5	6	2	5	6	٧	
		V _{CC} = 2 V	1.5			1.5				
V _{IH}	V_{IH} High-level input voltage $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6 \text{ V}$	V _{CC} = 4.5 V	3.15		A	3.15			٧	
		4.2			4.2					
		V _{CC} = 2 V	0		0.5	0		0.5		
VIL	V _{IL} Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	0	A	1.35	0		1.35	٧	
		V _{CC} = 6 V	0		1.8	0		1.8		
VI	Input voltage		o	Y	VCC	0		VCC	٧	
Vο	Output voltage		0		VCC	0		VCC	٧	
TA	Operating free-air temperature		-55	•	125	-40		85	ů	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	T _A = 25°C			SN54HC7002		SN74HC7002		UNIT
PARAMETER	lesi cc	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
Voн			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		v
	$V_I = V_{IH}$ or V_{IL}		6 V	5.9	5.999		5.9		5.9		
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I _{OH} = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
			2 V		0.002	0.1		0.1		0.1	
		I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	v
VOL	V _I = V _{IH} or V _{IL}		6 V		0.001	0.1		0.1		0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
			2 V	0.7	1.2	1.5	0.7	1.5	0.7	1.5	
V _{T+}	T+		4.5 V	1.55	2.5	3.15	1.55	3.15	1.55	3.15	V
			6 V	2.1	3.3	4.2	2.1	4.2	2.1	4.2	
			2 V	0.3	0.6	1	0.3	1	0.3	1	
V _T			4.5 V	0.9	1.6	2.45	0.9	2.45	0.9	2.45	V
			6 V	1.2	2	3.2	1.2	3.2	1.2	3.2	
			2 V	0.2	0.6	1.2	0.2	1.2	0.2	1.2	
V _{T+} – V _T			4.5 V	0.4	0.9	2.1	0.4	2.1	0.4	2.1	V
			6 V	0.5	1.3	2.5	0.5	2.5	0.5	2.5	
lį	V _I = V _{CC} or 0		6 V		±0.1	±100		±1000		±1000	nA
^I CC	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			2		40		20	μА
Ci			2 V to 6 V		3	10		10		10	pF

SCLS033C - MARCH 1984 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO		V	T,	λ = 25°C	;	SN54H	C7002	SN74H	C7002	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		60	130		195		163		
t _{pd}	A or B	Υ	4.5 V		18	26		39		33	ns	
				6 V		14	22		33		28	
			2 V		28	75		110		95		
t _t		Any	4.5 V		8	15	2	22		19	ns	
			6 V		6	13		19		16		

operating characteristics, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	No load	20	pF

PARAMETER MEASUREMENT INFORMATION From Output Test Input 50% 50% **Under Test Point** $C_L = 50 pF$ ^tPLH **t**PHL (see Note A) VOH In-Phase 90% 50% Output LOAD CIRCUIT 10% - tPHL Input 50% 90% **Out-of-Phase** Output **VOLTAGE WAVEFORM VOLTAGE WAVEFORMS INPUT RISE AND FALL TIMES** PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.
- C. The outputs are measured one at a time with one input transition per measurement.
- D. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

