

Low-Gain Op Amp with Fast 14-Bit Settling

APPLICATIONS:

- high-accuracy A/D systems (12-14 bits)
- high-accuracy D/A converters
- high-speed communications
- IF signal processing
- video distribution

DESCRIPTION:

The CLC402 is an operational amplifier designed for low-gain applications (±1 to ±8), requiring fast, accurate settling and superior DC accuracy. Settling to 0.0025% in 25ns (32ns quaranteed over temperature), the CLC402 is ideal as the input amplifier in high accuracy (up to 14-bits) A/D systems. Unlike most other high-speed op amps, the CLC402 is free of thermally induced tails in the settling response.

The CLC402 is an upgrade to and pin compatible with the industry standard CLC400. Constructed using a unique, proprietary design and an advanced complementary bipolar process, it offers performance far beyond ordinary monolithic op amps. In addition, unlike many other high-speed op amps, the CLC402 offers both high performance and stability without the need for compensation circuitry - even at a gain of +1.

Supporting the CLC402's excellent pulse performance are improved DC characteristics. The CLC402's input offset voltage is typically 0.5mV and is guaranteed to be less than 1.6mV at +25°C. The input offset voltage drift is typically only $3\mu V/^{\circ}C$.

The CLC402 is available in several versions to meet a variety of requirements. A three-letter suffix determines the version:

CLC402AJP - 40°C to + 85°C 8-pin plastic DIP - 40°C to + 85°C CLC402AJE - 40°C to + 85°C CLC402AID

8-pin plastic SOIC 8-pin hermetic side-brazed

CLC402A8D

ceramic DIP - 55°C to + 125°C 8-pin hermetic side-brazed ceramic DIP, MIL-STD-883,

Level B dice

- 55°C to + 125°C CLC402ALC - 55°C to + 125°C CLC402AMC


dice qualified to


Method 5008, MIL-STD-883, Level B

Contact factory for other packages. DESC SMD number, 5962-92033.

FEATURES (typical):

- 0.0025% settling in 25ns (32ns max.)
- 0.5mV input offset voltage, 3µV/°C drift
- ±1 to ±8 closed-loop gain range
- low power, 150mW
- 0.01%/0.05° differential gain/phase






Comlinear Corporation • 4800 Wheaton Drive, Fort Collins, CO 80525 • (303) 226-0500 • FAX (303) 226-0564

PARAMETER	CONDITIONS	TYP	MAX & MIN RATINGS		UNITS	SYMBOL	
Ambient Temperature	CLC402A8/AL/AM	+25°C	−55°C	+ 25°C	+125°C		
Ambient Temperature	CLC402AJ/AI	+25°C	-40°C	+25°C	+ 85°C		
FREQUENCY DOMAIN PERFO †-3dB bandwidth	$\begin{array}{c} \textbf{DRMANCE} \\ \textbf{V}_{\text{out}} < 0.5 \textbf{V}_{\text{pp}} \\ \textbf{V}_{\text{out}} < 5 \textbf{V}_{\text{pp}} \end{array}$	195 80	>120 >50	>130 >50	>120 >50	MHz MHz	SSBW LSBW
gain flatness ² † peaking † peaking † rolloff linear phase deviation	Vour<0.5V _{pp} DC to 25MHz >25MHz DC to 50MHz DC to 50MHz DC to 50MHz	0 0 0.5 0.4	<0.4 <0.7 <1.0 <1.2	<0.3 <0.5 <1.0 <1.0	<0.4 <0.7 <1.0 <1.2	dB dB dB	GFPL GFPH GFR LPD
TIME DOMAIN PERFORMANC rise and fall time	0.5V step 5V step	2.0 5.0	<2.9 <8	<2.7 <8	<2.9 <8	ns ns	TRS TRL
settling time to \pm 0.0025% \pm 0.01% \pm 0.1% overshoot slew rate	2Vstep 2V step 2V step 0.5V step	25 18 10 0 800	<32 <25 <15 <10 >500	<32 <25 <15 <10 >500	<32 <25 <15 <10 >500	ns ns ns % V/µs	TS14 TSP TSS OS SR
DISTORTION AND NOISE PEI †2nd harmonic distortion †3rd harmonic distortion equivalent input noise noise floor	2V _{pp} , 20MHz 2V _{pp} , 20MHz >1MHz	-50 -60 -157	<-38 <-53 <-155	<-43 <-53 <-155	<-43 <-50	dBc dBc dBm(1Hz)	HD2 HD3
integrated noise differential gain' differential phase'	1MHz to 150MHz	40 0.01 0.05	<49 — —	<49 — —	<49 — —	μV %	INV DG DP
STATIC, DC PERFORMANCE *input offset voltage average temperature coefficient *input bias current		0.5 3 10 100 10 10 68 65 15	<2.6 <12 <45 <250 <50 <250 >55 >55 <20	<1.6 — <25 — <30 — >60 >60 <20	<2.8 <12 <35 <100 <40 <100 >60 >60 <20	mV μV/°C μΑ πΑ°C μΑ πΑ°C dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
MISCELLANEOUS PERFORM/ noninverting input output impedance common mode input range output voltage range output current	resistance capacitance at DC no load	150 3.5 0.02 ±3.0 ±3.5V ±55	>50 <5.5 <0.1 >±2.0 >±3.0 >±25	>85 <5.5 <0.1 >±2.5 >±3.2 >±45	>85 <5.5 <0.1 >±2.5 >±3.2 >±45	kΩ pF Ω V v	RIN CIN RO CMIR VO

V _∞	±7V	recommend	ed gain range: ±1 to ±8
I _{out} output is short circuit protecte	d to ground,		
but, maximum reliability will be	e obtained	Notes:	
if lout does not exceed	70mA	* AI, AJ	100% tested at +25°C, sample at +85°C.
input voltage	$\pm V_{cc}$	† AJ	Sample tested at +25°C.
junction temperature	+175°Č	† Al	100% tested at +25°C.
operating temperature range		* A8	100% tested at +25°C, - 55°C, +125°C.
Al/ĀJ:	40°C to +85°C	† A8	100% tested at +25°C, sample at - 55°C, +125°C.
A8/AM/AL:	- 55°C to +125°C	* AL, AM	100% wafer probe tested at +25°C to +25°C
storage temperature range	– 65°C to +150°C		min/max specifications.
lead solder duration (+300°C)	10 sec		'
,		note 1:	Differential gain and phase measured at A, = +2V, R = 250 Ω , R _L = 150 Ω , 1V _{pp} , equivalent video signal, 0-100 IRE, 40 IRE _{pp} , 0IRE = 0 volts, 75 Ω load and 3.58 MHz.
		note 2:	Gain flatness tests performed from 0.1MHz.

Comlinear reserves the right to change specifications without notice.






Figure 1: recommended inverting gain circuit

Feedback Resistor

The CLC402 achieves its excellent pulse response by using the current feedback topology pioneered by Comlinear Corporation. The loop gain for a current feedback op amp, and hence the frequency response, is predominantly set by the feedback resistor value. The CLC402 is optimized for use with a 250 Ω feedback resistor. Using lower values can lead to excessive ringing in the pulse response while a higher value will limit the bandwidth. Application Note OA-13 discusses this in detail along with occasions where a different R, might be advantageous.

Optimizing Settling Time

The CLC402 is capable of extremely fast pulse settling times to very fine scale accuracies (.0025% in 25ns typical). It is also virtually free of any measurable thermal tail effects as shown in the long-term settling time plot on the previous page. Careful attention to parasitic effects is critical to achieving this level of performance.

Generally, open any ground and/or power planes around the device while providing an adjacent ground plane for the 0.1 uf ceramic decoupling caps. These caps should be very near the power pins. Connecting the ground return point for the electrolytic capacitors near the load ground point is also very useful. Similarly, for non-inverting applications, connecting R_a to ground near the input terminating resistor ground connection will improve performance. These suggestions become particularly pertinent for fastest settling to lower than 0.1% accuracies.

Using Supply Resistors, $\mathbf{R}_{\mathbf{q}}$ Figures 1 and 2 show a series resistor in the supply leads between the electrolytic and ceramic capacitors. This optional resistor is intended to de-Q any self-resonance between those capacitors and the power supply trace inductance. Any large output voltage step into a significant load, either resistive or capacitive, will necessarily pull a current surge through the supply de-coupling capacitors. This can cause a very low level, high frequency ringing on the power supplies that may not be effectively rejected by the PSRR of the CLC402. This can, in turn, show up at the output as a ringing that will preclude high speed settling to very fine scale accuracies.

Adding R_a will increase the amplitude of this signal at the supplies but will lower the frequency content to where the CLC402's PSRR can effectively reject it. An R_q of 5 to 10Ω will yield excellent settling performance with minimal impact on other performance parameters.

Driving Capacitive Loads

Either parasitic or load capacitance directly on the output pin can quickly lead to unacceptable levels of ringing in the pulse response. Adding a series resistor, as shown in the plot of R_s vs. C_L on the previous page, will resolve this problem. Parasitic capacitances less than 2pF can be driven without the series resistor. See Application Note OA-15 for additional discussion.

Distortion Performance

The distortion plots show the harmonic distortions and 3rd order intermodulation intercepts under a variety of load, power, and frequency conditions. Generally, going to higher




Figure 2: recommended non-inverting gain circuit

frequencies will degrade the distortion performance as the amplifier loop gain Further decreases. distortion improvements at low frequencies are observed when driving higher impedance loads. The 3rd order intermodulation intercept plot may be used to predict the 3rd order spurious levels given the power levels at the load for two closely spaced signal frequencies. Figure 3 shows the signal and spurious level definitions along with equations for predicting the spurious powers from the intercept value and the two signal powers.




Figure 3: 3rd order spurious calculations

DC Accuracy and Noise

The CLC402 offers an improved offset voltage over the comparable CLC400 low gain amplifier. The offset adjustment available on the CLC400 was therefore not included in this part. Figure 4 shows the output offset computational equation for the non-inverting configuration with an example using the typical bias current and offset specifications for $A_{\nu} = +2$.

Output Offset

$$V_o = \left(\pm I_{bn} R_{in} \pm V_{io}\right) \left(1 + \frac{R_f}{R_g}\right) \pm I_{bi} R_f$$

Example computation for $A_v = +2$, $R_f = 250\Omega$

 $V_o = (\pm 10 \mu A (50 \Omega) \pm 0.5 mV) (2) \pm 10 \mu A (250 \Omega) = \pm 3.5 mV$

Figure 4: Output DC offset calculation

This low output offset voltage is a marked improvement over earlier very high speed amplifiers. Further improvement in the output offset voltage and drift is possible using the composite amplifiers described in Application Note OA-7.

The equivalent input noise plot shows that the CLC402 offers a low 1.7nV/VHz input noise voltage. A low non-inverting source impedance should be used for lowest noise performance due to the relatively high current noise at that input. See Application Note OA-12 for a full discussion of noise calculations for current feedback amplifiers.

Printed Circuit Layout

Evaluation PC boards (part number 730013 for through-hole and 730027 for SOIC) for the CLC402 are available. This board can be easily modified to include the $\mathbf{R}_{\mathbf{q}}$ resistors discussed above. Further layout suggestions may be found in Application Note OA-15.