

Signetics

Document No.	853-1126
ECN No.	98640
Date of issue	January 29, 1990
Status	Product Specification
FAST Products	

FAST 74F651, 74F651A 74F652, 74F652A Transceivers/Registers

74F651/74F651A Octal Transceiver/Register, Inverting (3-State)
74F652/74F652A Octal Transceiver/Register, Non-Inverting (3-State)

FEATURES

- Combines 'F245 and two 'F374 type functions in one chip
- High impedance base inputs for reduced loading (70 μ A in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- 3-state outputs

DESCRIPTION

The 74F651/74F651A and 74F652/74F652A Transceivers/Registers consist of bus transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, \overline{OEBA}) and Select (SAB, SBA) pins are provided for bus management.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F651/74F652	110MHz	140mA
74F651A/74F652A	175MHz	110mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
24-Pin Plastic Slim Dip (300mil) ¹	N74F651N, N74F652N
24-Pin Plastic Slim Dip (300mil)	N74F651AN, N74F652AN
24-Pin Plastic SOL ¹	N74F651AD, N74F652AD

NOTE 1:

Thermal mounting techniques are recommended. See SMD Process Applications (page 17) for a discussion of thermal consideration for surface mounted devices.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$A_0 - A_7$	A inputs	3.5/0.116	70 μ A/70 μ A
$B_0 - B_7$	B inputs	3.5/0.116	70 μ A/70 μ A
CPAB	A-to-B clock input	1.0/0.033	20 μ A/20 μ A
CPBA	B-to-A clock input	1.0/0.033	20 μ A/20 μ A
SAB	A-to-B select input	1.0/0.033	20 μ A/20 μ A
SBA	B-to-A select input	1.0/0.033	20 μ A/20 μ A
OEAB	A-to-B Output Enable input	1.0/0.033	20 μ A/20 μ A
\overline{OEBA}	B-to-A Output Enable input	1.0/0.033	20 μ A/20 μ A
$A_0 - A_7, B_0 - B_7$	A outputs ('F651, 'F652)	750/106.7	15mA/64mA
$A_0 - A_7, B_0 - B_7$	B outputs ('F651A, 'F652A)	750/80	15mA/48mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)





The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'F651/651A and 'F652/652A. The select pins determine whether data is stored or transferred through the device in real time. The Output Enable pins determine the direction of the data flow.

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE	
OEAB	OEBA	CPAB	CPBA	SAB	SBA	A _n	B _n	'F651/651A	'F652/652A
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B data	Isolation Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified*	Store A, Hold B	Store A, Hold B
H	H	↑	↑	L	X	Input	Output	Store A in both registers	Store A in both registers
L	X	H or L	↑	X	X	Unspecified*	Input	Hold A, Store B	Hold A, Store B
L	L	↑	↑	X	L	Output	Input	Store B in both registers	Store B in both registers
L	L	X	X	X	L	Output	Input	Real time B data to A bus Stored B data to A bus	Real time B data to A bus Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real time A data to B bus Stored A data to B bus	Real time A data to B bus Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus Stored B data to A bus	Stored A data to B bus Stored B data to A bus

NOTES:

H= High voltage level

L= Low voltage level

*= The data output function may be enabled or disabled by various signals at the OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

↑ =Low-to-High clock transition

X=Don't care

Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V_{CC}	Supply voltage	-0.5 to +7.0	V	
V_{IN}	Input voltage	-0.5 to +7.0	V	
I_{IN}	Input current	-30 to +5	mA	
V_{OUT}	Voltage applied to output in High output state	-0.5 to + V_{CC}	V	
I_{OUT}	Current applied to output in Low output state	'F651, 'F652	128	mA
		'F651A, 'F652A	72	mA
T_A	Operating free-air temperature range	0 to +70	°C	
T_{STG}	Storage temperature	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-15	mA
I_{OL}	Low-level output current	'F651, 'F652		64	mA
		'F651A, 'F652A		48	mA
T_A	Operating free-air temperature range	0		70	°C

Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			LIMITS			UNIT
						Min	Typ ²	Max	
V _{OH}	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -3mA	±10%V _{CC}	2.4			V
					±5%V _{CC}	2.7	3.3	V	
			I _{OH} = -15mA	±10%V _{CC}	2.0		V		
V _{OL}	Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN	I _{OL} = MAX	±10%V _{CC}		0.55	V	
					±5%V _{CC}		0.42	0.55	V
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	V	
I _I	Input current at maximum input voltage	others	V _{CC} = 0.0V, V _I = 7.0V				100	µA	
		A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = 5.5V, V _I = 5.5V				1	mA	
I _{IH}	High-level input current	OEAB, OEBA, CPAB, CPBA	V _{CC} = MAX, V _I = 2.7V				20	µA	
I _{IL}	Low-level input current	SAB, SBA	V _{CC} = MAX, V _I = 0.5V				-20	µA	
I _{IH} +I _{OZH}	Off-state output current High-level voltage applied	A ₀ -A ₇ , B ₀ -B ₇	V _{CC} = MAX, V _I = 2.7V				70	µA	
I _{IL} +I _{OZL}	Off-state output current Low-level voltage applied		V _{CC} = MAX, V _I = 0.5V				-70	µA	
I _{OS}	Short circuit output current ³	74F651 74F652	V _{CC} = MAX			-100	-225	mA	
I _O	Output current ⁴	74F651A 74F652A	V _{CC} = MAX, V _O = 2.25V			-60	-160	mA	
I _{CC}	Supply current (total)	74F651 74F652	I _{CCH}	V _{CC} = MAX		110	155	mA	
			I _{CCL}			140 ⁵	185 ⁵	mA	
			I _{CCZ}			155	200	mA	
		74F651A 74F652A	I _{CCH}			130	175	mA	
			I _{CCL}			105	145	mA	
			I _{CCZ}			115	165	mA	
			I _{CCZ}		115	160	mA		

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- I_O is tested under conditions that produce current approximately one half of the true short-circuit output current (I_{OS}).
- These values are for worst case only. Worst case is defined as all (16) I/O pins selected as outputs. When using worst case conditions thermal mounting is required.

Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

AC ELECTRICAL CHARACTERISTICS for 74F651/74F652

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _{MAX}	Maximum clock frequency	Waveform 1	90	110		80		MHz
t _{PLH} t _{PHL}	Propagation delay CPAB or CPBA to A _n or B _n	Waveform 1	5.0 5.5	7.0 7.5	10.5 11.0	4.5 5.0	12.5 12.0	ns
t _{PLH} t _{PHL}	Propagation delay A _n or B _n to B _n or A _n	Waveform 2, 3	3.0 3.0	6.0 6.0	10.0 9.0	2.5 3.0	12.0 10.0	ns
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to A _n or B _n	Waveform 2, 3	4.0 4.0	7.0 6.5	10.0 9.5	4.0 4.0	12.5 10.0	ns
t _{PZH} t _{PZL}	Output Enable time OEAB or OEBA to A _n or B _n	Waveform 7 Waveform 8	4.0 6.0	7.0 10.5	10.0 12.0	3.5 5.5	11.0 13.0	ns
t _{PHZ} t _{PLZ}	Output Disable time OEAB or OEBA to A _n or B _n	Waveform 7 Waveform 8	4.5 4.5	9.5 9.0	13.0 13.0	4.0 4.0	14.5 15.5	ns

AC SETUP REQUIREMENTS for 74F651/74F652

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	0 0			0 0		ns
t _s (H) t _s (L)	Setup time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	5.0 5.0			5.0 5.0		ns
t _h (H) t _h (L)	Hold time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	0 0			0 0		ns
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.5			4.5 6.5		ns

Note: 1. Setup time is to protect against current surge caused by enabling 16 outputs (64mA per output) simultaneously.

Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

AC ELECTRICAL CHARACTERISTICS for 74F651A/74F652A

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _{MAX}	Maximum clock frequency	Waveform 1	155	175		140		MHz
t _{PLH} t _{PHL}	Propagation delay CPAB or CPBA to A _n or B _n	'F651A	4.5	7.0	10.0	4.0	11.0	ns
		'F652A	5.5	7.5	10.5	5.0	11.0	
t _{PLH} t _{PHL}	Propagation delay A _n or B _n to B _n or A _n	'F651A	5.0	7.5	10.0	4.5	11.5	ns
		'F652A	5.0	7.0	10.0	4.5	10.5	
t _{PLH} t _{PHL}	Propagation delay A _n or B _n to B _n or A _n	'F651A	2.5	4.5	7.5	2.0	8.5	ns
		'F652A	4.0	6.5	9.0	4.0	10.0	
t _{PLH} t _{PHL}	Propagation delay SAB or SBA to A _n or B _n	'F651A	4.0	7.0	10.0	3.5	12.0	ns
		'F652A	5.0	7.0	10.0	4.5	10.0	
t _{PZH} t _{PZL}	Output Enable time OEAB or OEBA to A _n or B _n	Waveform 7	3.0	5.0	8.0	2.5	8.5	ns
		Waveform 8	3.5	6.0	8.5	3.0	9.0	
t _{PHZ} t _{PLZ}	Output Disable time OEAB or OEBA to A _n or B _n	Waveform 7	1.5	4.0	7.0	1.0	7.5	ns
		Waveform 8	2.5	6.0	8.5	2.0	9.0	

AC SETUP REQUIREMENTS for 74F651A/74F652A


SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _s (H) t _s (L)	Setup time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	3.5			4.0		ns
			4.0			4.5		
t _h (H) t _h (L)	Hold time, High or Low A _n or B _n to CPAB or CPBA	Waveform 4	0			0		ns
			0			0		
t _s (H) t _s (L)	Setup time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	5.0			5.0		ns
			5.0			5.0		
t _h (H) t _h (L)	Hold time, High or Low OEBA to OEAB or OEAB to OEBA	Waveform 5, 6	0			0		ns
			0			0		
t _w (H) t _w (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.0			4.5		ns
			3.5			4.0		

Note: 1. Setup time is to protect against current surge caused by enabling 16 outputs (64mA per output) simultaneously.

Transceivers/Registers

FAST 74F651, 74F652, 74F651A, 74F652A

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

