



Micro Power Systems

T-51-09-08

MP7528

CMOS

Dual Buffered Multiplying 8-Bit Digital-to-Analog Converter

FEATURES

- On-Chip Latches for Both DACs
- +5 V to +15 V Operation
- DACs Matched to 1%
- Four Quadrant Multiplication
- TTL/CMOS Compatible
- PDIP, CDIP, SOIC, LCC & PLCC Packages Available
- See MP7529A or MP7529B for Improved Performance

APPLICATIONS

- Microprocessor Controlled Gain Circuits
- Microprocessor Controlled Attenuator Circuits
- Microprocessor Controlled Function Generation
- Precision AGC Circuits
- Bus Structured Instruments

GENERAL DESCRIPTION

The MP7528 is a dual 8-bit digital/analog converter designed using Micro Power Systems' proven decoded DAC architecture. It features excellent DAC-to-DAC matching and guaranteed monotonicity.

Separate on-chip latches are provided for each DAC to allow easy microprocessor interface.

Data is transferred into either of the two DAC data latches via a common 8-bit TTL/CMOS compatible input port. Control input $\overline{\text{DAC A/DAC B}}$ determines which DAC is to be loaded. The MP7528's load cycle is similar to the write cycle of a random ac-

cess memory and the device is bus compatible with most 8-bit microprocessors.


The device operates from a +5V to +15V power supply with only 2 mA of current (maximum).

Both DACs offer excellent four quadrant multiplication characteristics with a separate reference input and feedback resistor for each DAC.

Specified for operation over the commercial / industrial (-40 to +85°C) and military (-55 to +125°C) temperature ranges, the MP7528 is available in Plastic (PDIP) and Ceramic (CDIP) dual-in-line, Surface Mount (SOIC), Leadless Chip Carrier (LCC) and Plastic Leaded Chip Carrier (PLCC) packages.

4

SIMPLIFIED BLOCK AND TIMING DIAGRAM




MP7528




ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	-40 to +85°C	MP7528JN	±1	±1	±6
Plastic Dip	-40 to +85°C	MP7528KN	±1/2	±1	±4
Plastic Dip	-40 to +85°C	MP7528LN	±1/4	±1	±3
SOIC	-40 to +85°C	MP7528JS	±1	±1	±6
SOIC	-40 to +85°C	MP7528KS	±1/2	±1	±4
SOIC	-40 to +85°C	MP7528LS	±1/4	±1	±3
PLCC	-40 to +85°C	MP7528JP	±1	±1	±6
PLCC	-40 to +85°C	MP7528KP	±1/2	±1	±4
PLCC	-40 to +85°C	MP7528LP	±1/4	±1	±3
LCC	-55 to +125°C	MP7528SL	±1	±1	±6
LCC	-55 to +125°C	MP7528SL/883	±1	±1	±6
LCC	-55 to +125°C	MP7528TL	±1/2	±1	±4
LCC	-55 to +125°C	MP7528TL/883	±1/2	±1	±4
LCC	-55 to +125°C	MP7528UL	±1/4	±1	±3
LCC	-55 to +125°C	MP7528UL/883	±1/4	±1	±3
Ceramic Dip	-40 to +85°C	MP7528AD	±1	±1	±6
Ceramic Dip	-40 to +85°C	MP7528BD	±1/2	±1	±4
Ceramic Dip	-40 to +85°C	MP7528CD	±1/4	±1	±3
Ceramic Dip	-55 to +125°C	MP7528SD	±1	±1	±6
Ceramic Dip	-55 to +125°C	MP7528SD/883	±1	±1	±6
Ceramic Dip	-55 to +125°C	MP7528TD	±1/2	±1	±4
Ceramic Dip	-55 to +125°C	MP7528TD/883	±1/2	±1	±4
Ceramic Dip	-55 to +125°C	MP7528UD	±1/4	±1	±3
Ceramic Dip	-55 to +125°C	MP7528UD/883	±1/4	±1	±3

PIN CONFIGURATIONS




20 Pin CDIP, PDIP (0.300")
D20, N20




20 Pin SOIC (Jedec, 0.300")
S20



PIN CONFIGURATIONS (CONT'D)



**20 Pin PLCC
P20**



**20 Terminal LCC
L20**

PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	AGND	Analog Ground
2	I _{OUTA}	Current Out DAC A
3	R _{FBA}	Feedback Resistor for DAC A
4	V _{REFA}	Reference Input for DAC A
5	DGND	Digital Ground
6	DAC A/ DAC B	DAC Select
7	DB7 (MSB)	Data Bit 7
8	DB6	Data Bit 6
9	DB5	Data Bit 5
10	DB4	Data Bit 4
11	DB3	Data Bit 3
12	DB2	Data Bit 2
13	DB1	Data Bit 1
14	DB0 (LSB)	Data Bit 0
15	CS	Chip Select
16	WR	Write
17	V _{DD}	Power Supply
18	V _{REFB}	Reference Input for DAC B
19	R _{FBB}	Feedback Resistor for DAC B
20	I _{OUTB}	Current Out DAC B

MP7528



Micro Power Systems

ELECTRICAL CHARACTERISTICS

(VDD = + 5 V, VREF = +10 V unless otherwise noted)

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
STATIC PERFORMANCE (1)								
Resolution (All Grades)	N	8			8			Bits
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity Spec.
J, A, S				±1		±1		
K, B, T				±1/2		±1/2		
L, C, U				±1/4		±1/4		
Monotonicity								Guaranteed over temp
Differential Non-Linearity	DNL			±1		±1	LSB	All grades monotonic over full temperature range.
J, A, S								
K, B, T								
L, C, U								
Gain Error	GE						LSB	Using Internal R _{FB} Digital Inputs = V _{INH}
J, A, S				±4		±6		
K, B, T				±2		±4		
L, C, U				±1		±3		
Gain Temperature Coefficient (2)	TC _{GE}					±70	ppm/°C	ΔGain/ΔTemperature
Power Supply Rejection Ratio	PSRR			±200		±400	ppm/%	ΔGain/ΔV _{DD} ΔV _{DD} = ± 5% Digital Inputs = V _{INH}
Output Leakage Current (Pin 2)	I _{OUT1}			±50nA		±400nA	nA	Digital Inputs = V _{INL}
Output Leakage Current (Pin 20)	I _{OUT2}			±50nA		±400nA	nA	Digital Inputs = V _{INH}
Input Resistance	V _{REFA} V _{REFB}	8		15	8	15	kΩ	TC = -300 ppm/°C max. 11 kΩ typical
Input Resistance Matching				±1		±1	%	
DYNAMIC PERFORMANCE (2)								
Harmonic Distortion	THD			-85			dB	R _L =100Ω, C _L =13pF V _{IN} = 6V _{RMS} @ 1 KHz Measured for code transition Z _S to F _{SS}
Digital Crosstalk	Q			30			nVs	
Channel-to-Channel Isolation	CCI			-77			dB	
AC Feedthrough at I _{OUT1}	F _T			-70		-65	dB	V _{REF} = 10kHz, 20Vp-p, sinewave Z _S to F _S Input Change
Glitch Energy	E _{gl}			160			nVs	From digital input to 90% of final analog output current
Propagation Delay	t _{PD}			220		270	ns	



Micro Power Systems

MP7528**ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
DIGITAL INPUTS (3)								
Logical "1" Voltage	V _{IH}	2.4			2.4		V	
Logical "0" Voltage	V _{IL}			0.8		0.8	V	
Input Leakage Current	I _{LKG}			±1		±10	μA	
Input Capacitance (2)								
Data	C _{IN}			10		10	pF	
Control	C _{IN}			15		15	pF	
ANALOG OUTPUTS (2)								
Output Capacitance								
	C _{OUTA}			120		120	pF	DAC Inputs all 1's DAC Inputs all 0's DAC Inputs all 1's DAC Inputs all 0's
	C _{OUTA}			50		50	pF	
	C _{OUTB}			120		120	pF	
	C _{OUTB}			50		50	pF	
POWER SUPPLY (5)								
Functional Voltage Range (2)	V _{DD}	4.5		15.75	4.5	15.75	V	All digital inputs = 0 V or all = 5 V All digital inputs = V _{IL} or all = V _{IH}
Supply Current	I _{DD}			2		2	mA	
				2		2	mA	
SWITCHING CHARACTERISTICS (4)								
Chip Select to Write Set-Up Time	t _{CS}	200			230		ns	
Chip Select to Write Hold Time	t _{CH}	20			30		ns	
DAC Select to Write Set-Up Time	t _{AS}	200			230		ns	
DAC Select to Write Hold Time	t _{AH}	20			30		ns	
Data Valid to Write Set-Up Time	t _{DS}	110			130		ns	
Data Valid to Write Hold Time	t _{DH}	0			0		ns	
Write Pulse Width	t _{WR}	180			200		ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

MP7528



Micro Power Systems

ELECTRICAL CHARACTERISTICS

(V_{DD} = +15 V, V_{REF} = +10 V unless otherwise noted)

Parameter	Symbol	25°C			T _{min} to T _{max}		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
STATIC PERFORMANCE (1)								
Resolution (All Grades)	N	8			8			Bits
Integral Non-Linearity (Relative Accuracy)	INL						LSB	End Point Linearity Spec.
J, A, S				±1		±1		
K, B, T				±1/2		±1/2		
L, C, U				±1/4		±1/4		
Monotonicity								Guaranteed over temp
Differential Non-Linearity	DNL						LSB	All grades monotonic over full temperature range.
J, A, S				±1		±1		
K, B, T				±1		±1		
L, C, U				±1		±1		
Gain Error	GE						LSB	Using Internal R _{FB} Digital Inputs = V _{INH}
J, A, S				±4		±5		
K, B, T				±2		±3		
L, C, U				±1		±1		
Gain Temperature Coefficient (2)	TC _{GE}					±35	ppm/°C	ΔGain/ΔTemperature
Power Supply Rejection Ratio	PSRR			±100		±200	ppm/%	ΔGain/ΔV _{DD} ΔV _{DD} = ±5% Digital Inputs = V _{INH}
Output Leakage Current (Pin 2)	I _{OUT1}			±50nA		±200nA	nA	Digital Inputs = V _{INL}
Output Leakage Current (Pin 20)	I _{OUT2}			±50nA		±200nA	nA	Digital Inputs = V _{INH}
Input Resistance	V _{REFA} V _{REFB}	8 8		15 15	8 8	15 15	kΩ kΩ	TC = -300 ppm/°C max. 11 kΩ typical
Input Resistance Matching				±1		±1	%	
DYNAMIC PERFORMANCE (2)								
Harmonic Distortion	THD			-85			dB	R _L =100Ω, C _L =13pF
Digital Crosstalk	Q			60			nVs	V _{IN} = 6V _{RMS} @ 1 KHz Measured for code transition ZS to F _S
Channel-to-Channel Isolation	CCI			-77			dB	
AC Feedthrough at I _{OUT1}	F _T			-70			dB	
Glitch Energy	E _{gl}			440			nVs	V _{REF} = 10kHz, 20 Vp-p, sinewave ZS to F _S Input Change
Propagation Delay	t _{PD}				80	100	ns	From 50% of digital input to 90% of final analog output current
DIGITAL INPUTS (3)								
Logical "1" Voltage	V _{IH}	13.5			13.5		V	
Logical "0" Voltage	V _{IL}			1.5		1.5	V	
Input Leakage Current	I _{ILKG}			±1		±10	μA	
Input Capacitance (2)								
Data	C _{IN}			10		10	pF	
Control	C _{IN}			15		15	pF	



Micro Power Systems

MP7528**ELECTRICAL CHARACTERISTICS (CONT'D)**

Parameter	Symbol	25°C			Tmin to Tmax		Units	Test Conditions/Comments
		Min	Typ	Max	Min	Max		
ANALOG OUTPUTS (2)								
Output Capacitance								
	C _{OUTA}			120		120	pF	DAC Inputs all 1's
	C _{OUTA}			50		50	pF	DAC Inputs all 0's
	C _{OUTB}			120		120	pF	DAC Inputs all 1's
	C _{OUTB}			50		50	pF	DAC Inputs all 0's
POWER SUPPLY (5)								
Functional Voltage Range (2)	V _{DD}	4.5		15.75	4.5	15.75	V	All digital inputs = 0 V or all = 5 V All digital inputs = V _{IL} or all = V _{IH}
Supply Current	I _{DD}			2		2	mA	
				2		2	mA	
SWITCHING CHARACTERISTICS								
Chip Select to Write Set-Up Time	t _{CS}	60			80		ns	
Chip Select to Write Hold Time	t _{CH}	10			15		ns	
DAC Select to Write Set-Up Time	t _{AS}	60			80		ns	
DAC Select to Write Hold Time	t _{AH}	10			15		ns	
Data Valid to Write Set-Up Time	t _{DS}	30			40		ns	
Data Valid to Write Hold Time	t _{DH}	0			0		ns	
Write Pulse Width	t _{WR}	60			80		ns	

NOTES:

- (1) Full Scale Range (FSR) is 10V for unipolar mode.
- (2) Guaranteed but not production tested.
- (3) Digital input levels should not go below ground or exceed the positive supply voltage, otherwise damage may occur.
- (4) See timing diagram.
- (5) Specified values guarantee functionality. Refer to other parameters for accuracy.

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (1, 2, 3) (TA = +25°C unless otherwise noted)

V _{DD} to GND	+17 V	V _{RFBA} , V _{RFBB} to GND	±25 V
AGND to DGND (Functionality Guaranteed ±0.5 V)	±1 V	Storage Temperature	-65°C to +150°C
Digital Input Voltage to DGND	-0.5 V, +17 V	Lead Temperature (Soldering, 10 secs.)	+300°C
V _{PIN2} , V _{PIN20} to GND	-0.5 V, +17 V	Package Power Dissipation Rating to 75°C	
V _{REFA} , V _{REFB} to GND	±25	CDIP, PDIP, SOIC, PLCC, LCC	900mW
		Derates above 75°C	12mW/°C

NOTES:

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- (2) Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies.
- (3) GND refers to AGND and DGND.

MP7528



Micro Power Systems

INTERFACE LOGIC INFORMATION

DAC Selection: Both DAC latches share a common 8-bit input port. The control input $\overline{\text{DAC A/DAC B}}$ selects which DAC can accept data from the input port.

Mode Selection: Inputs $\overline{\text{CS}}$ and $\overline{\text{WR}}$ control the operating mode of the selected DAC. See Mode Selection Table below:


Write Mode: When $\overline{\text{CS}}$ and $\overline{\text{WR}}$ are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7.

Hold Mode: The selected DAC latch retains the data which was present on DB0-DB7 just prior to $\overline{\text{CS}}$ and $\overline{\text{WR}}$ assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches.

DAC A/DAC B	$\overline{\text{CS}}$	$\overline{\text{WR}}$	DAC A	DAC B
L	L	L	Write	Hold
H	L	L	Hold	Write
X	H	X	Hold	Hold
X	X	H	Hold	Hold

L = LOW state, H = HIGH state, X = Don't care state

Table 1. Mode Selection Table




NOTES:

- All input signal rise and fall times measured from 10% to 90% of V_{DD} .
 $V_{DD} = +5\text{ V}$, $t_r = t_f = 20\text{ ns}$
 $V_{DD} = +15\text{ V}$, $t_r = t_f = 40\text{ ns}$
- Timing measurement reference level is $V_{IH} + V_{IL} / 2$

Figure 1. Write Cycle Timing Diagram




MICROPROCESSOR INTERFACE



Analog circuitry has been omitted for clarity
 *A = Decoded 7528 DAC A Address
 **A + 1 = Decoded 7528 DAC B Address

Figure 2. MP7528 Dual DAC to 6800 CPU Interface




Analog circuitry has been omitted for clarity
 *A = Decoded 7528 DAC A Address
 **A + 1 = Decoded 7528 DAC B Address

NOTE:
 8085 instruction SHLD (store H & L direct) can update both DACs with data from H and L registers


Figure 3. MP7528 Dual DAC to 8085 CPU Interface

4

PERFORMANCE CHARACTERISTICS



Graph 1. Relative Accuracy vs. Digital Code
 5 V



Graph 2. Relative Accuracy vs. Digital Code
 15 V