

MIC4421/4422

9A-Peak Low-Side MOSFET Driver

Bipolar/CMOS/DMOS Process

General Description

MIC4421 and MIC4422 MOSFET drivers are rugged, efficient, and easy to use. The MIC4421 is an inverting driver, while the MIC4422 is a non-inverting driver.

Both versions are capable of 9A (peak) output and can drive the largest MOSFETs with an improved safe operating margin. The MIC4421/4422 accepts any logic input from 2.4V to $V_{\rm S}$ without external speed-up capacitors or resistor networks. Proprietary circuits allow the input to swing negative by as much as 5V without damaging the part. Additional circuits protect against damage from electrostatic discharge.

MIC4421/4422 drivers can replace three or more discrete components, reducing PCB area requirements, simplifying product design, and reducing assembly cost.

Modern Bipolar/CMOS/DMOS construction guarantees freedom from latch-up. The rail-to-rail swing capability of CMOS/DMOS insures adequate gate voltage to the MOSFET during power up/down sequencing. Since these devices are fabricated on a self-aligned process, they have very low crossover current, run cool, use little power, and are easy to drive.

Features


- BiCMOS/DMOS Construction
- Latch-Up Proof: Fully Isolated Process is Inherently Immune to Any Latch-up.
- · Input Will Withstand Negative Swing of Up to 5V

- Low Equivalent Input Capacitance (typ)7pF
- Low Supply Current 450µA With Logic 1 Input
- Output Voltage Swing to Within 25mV of GND or V_S
- MIL-STD-883 Method 5004/5005 Version Available

Applications

- · Switch Mode Power Supplies
- Motor Controls
- · Pulse Transformer Driver
- · Class D Switching Amplifiers
- · Line Drivers
- Driving MOSFET or IGBT Parallel Chip Modules
- · Local Power ON/OFF Switch
- Pulse Generators

Functional Diagram



Ground Unused Inputs


5

Ordering Information

| Part No. | Temperature Range | Package | Configuration |
|-----------|-------------------|--------------|---------------|
| MIC4421CN | 0°C to +70°C | 8-Pin PDIP | Inverting |
| MIC4421BN | -40°C to +85°C | 8-Pin PDIP | Inverting |
| MIC4421CM | 0°C to +70°C | 8-Pin SOIC | Inverting |
| MIC4421BM | -40°C to +85°C | 8-Pin SOIC | Inverting |
| MIC4421AJ | -55°C to +125°C | 8-Pin CerDIP | Inverting |
| MIC4421CT | 0°C to +70°C | 5-Pin TO-220 | Inverting |
| MIC4422CN | 0°C to +70°C | 8-Pin PDIP | Non-Inverting |
| MIC4422BN | -40°C to +85°C | 8-Pin PDIP | Non-Inverting |
| MIC4422CM | 0°C to +70°C | 8-Pin SOIC | Non-Inverting |
| MIC4422BM | -40°C to +85°C | 8-Pin SOIC | Non-Inverting |
| MIC4422AJ | -55°C to +125°C | 8-Pin CerDIP | Non-Inverting |
| MIC4422CT | 0°C to +70°C | 5-Pin TO-220 | Non-Inverting |

For Standard Military Drawing equivalent drivers, see the MIC4451/4452 data sheet.

Pin Configurations



Absolute Maximum Ratings (Notes 1, 2 and 3)

| Power Dissipation, T _{AMBIENT} ≤ 25°C | | Thermal Impedances (To Case) | |
|--|----------|---|--------------------------|
| PDIP | 960mW | 5-Pin TO-220 R _{e.IC} | 10°C/W |
| SOIC | 1040mW | Storage Temperature | -65°C to +150°C |
| CerDIP | 1250mW | Operating Temperature (Chip) | 150°C |
| 5-Pin TO-220 | 2W | Operating Temperature (Ambien | t) |
| Power Dissipation, T _{CASE} ≤ 25°C | | C Version | 0°C to +70°C |
| 5-Pin TO-220 | 12.5W | B Version | -40°C to +85°C |
| Derating Factors (To Ambient) | | A Version | -55°C to +125°C |
| PDIP | 7.7mW/°C | Lead Temperature (10 sec) | 300°C |
| SOIC | 8.3mW/°C | Supply Voltage | 20V |
| CerDIP | 10mW/°C | Input Voltage | $V_S + 0.3V$ to GND – 5V |
| 5-Pin TO-220 | 17mW/°C | Input Current (V _{IN} > V _S) | 50 mA |

1997 5-43

Electrical Characteristics: $(T_A = 25^{\circ}C \text{ with } 4.5 \text{ V} \leq \text{V}_S \leq 18 \text{ V} \text{ unless otherwise specified.})$

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-----------------|--|---|-----------------------|-----------|----------------------|----------|
| INPUT | | | | | | |
| V _{iH} | Logic 1 Input Voltage | | 2.4 | 1.3 | | V |
| V _{IL} | Logic 0 Input Voltage | | | 1.1 | 0.8 | V |
| V _{IN} | Input Voltage Range | | -5 | | V _S + 0.3 | ٧ |
| I _{IN} | Input Current | 0 V ≤ V _{IN} ≤ V _S | -10 | | 10 | μА |
| OUTPUT | | | | | | |
| V _{OH} | High Output Voltage | See Figure 1 | V _S -0.025 | | | Τv |
| VOL | Low Output Voltage | See Figure 1 | | | 0.025 | V |
| R _O | Output Resistance, Output High | I _{OUT} = 10 mA, V _S = 18 V | | 0.6 | | Ω |
| R _O | Output Resistance, Output Low | I _{OUT} = 10 mA, V _S = 18 V | | 0.8 | 1.7 | Ω |
| I _{PK} | Peak Output Current | V _S = 18 V (See Figure 5) | | 9 | | Α |
| I _{DC} | Continuous Output Current | | 2 | | | Α |
| I _R | Latch-Up Protection Withstand Reverse Current | Duty Cycle ≤ 2% t ≤ 300 μs | >1500 | | | mA |
| SWITCHI | NG TIME (Note 3) | • | • | • | | • |
| t _R | Rise Time | Test Figure 1, C _L = 10,000 pF | | 20 | 75 | ns |
| t _F | Fall Time | Test Figure 1, C _L = 10,000 pF | | 24 | 75 | ns |
| t _{D1} | Delay Time | Test Figure 1 | | 15 | 60 | ns |
| t _{D2} | Delay Time | Test Figure 1 | | 35 | 60 | ns |
| Power Su | ipply | | - | • | • | - |
| Is | Power Supply Current | V _{IN} = 3 V V _{IN} = 0 V | | 0.4 80 | 1.5 150 | mA μA |
| v _s | Operating Input Voltage | | 4.5 | | 18 | V |

Electrical Characteristics: (Over operating temperature range with $4.5V \le V_S \le 18V$ unless otherwise specified.)

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-----------------|-----------------------------------|---|-----------------------|-----|----------------------|-------|
| INPUT | | | | | | |
| V _{iH} | Logic 1 Input Voltage | | 2.4 | 1.4 | | ٧ |
| V _{IL} | Logic 0 Input Voltage | | | 1.0 | 0.8 | ٧ |
| V _{IN} | Input Voltage Range | | -5 | | V _S + 0.3 | ٧ |
| I _{IN} | Input Current | $0V \leq V_{1N} \leq V_{S}$ | -10 | | 10 | μА |
| OUTPUT | | | | | | |
| V _{OH} | High Output Voltage | Figure 1 | V _S -0.025 | | | V |
| V _{OL} | Low Output Voltage | Figure 1 | | | 0.025 | V |
| R _O | Output Resistance, Output High | I _{OUT} = 10mA, V _S = 18V | | 0.8 | 3.6 | Ω |
| R _O | Output Resistance, Output Low | I _{OUT} = 10mA, V _S = 18V | | 1.3 | 2.7 | Ω |

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-----------------|-------------------------|--|-----|------------|----------|-------|
| SWITCHII | NG TIME (Note 3) | | | | • | |
| t _R | Rise Time | Figure 1, C _L = 10,000pF | | 23 | 120 | ns |
| t _F | Fall Time | Figure 1, C _L = 10,000pF | | 30 | 120 | ns |
| t _{D1} | Delay Time | Figure 1 | | 20 | 80 | ns |
| [†] D2 | Delay Time | Figure 1 | | 40 | 80 | ns |
| POWER S | SUPPLY | | | | | |
| I _S | Power Supply Current | V _{IN} = 3V V _{IN} = 0V | | 0.6 0.1 | 3 0.2 | mA |
| v _s | Operating Input Voltage | | 4.5 | | 18 | ٧ |


NOTE 1: Functional operation above the absolute maximum stress ratings is not implied.


NOTE 2: Static-sensitive device. Store only in conductive containers. Handling personnel and equipment should be grounded to

prevent damage from static discharge.

NOTE 3: Switching times guaranteed by design.

Test Circuits








Figure 1. Inverting Driver Switching Time








Figure 2. Noninverting Driver Switching Time


Typical Characteristic Curves



























5


Typical Characteristic Curves (Cont.)























Applications Information

Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging a 10,000pF load to 18V in 50ns requires 3.6A.

The MIC4421/4422 has double bonding on the supply pins, the ground pins and output pins. This reduces parasitic lead inductance. Low inductance enables large currents to be switched rapidly. It also reduces internal ringing that can cause voltage breakdown when the driver is operated at or near the maximum rated voltage.

Internal ringing can also cause output oscillation due to feedback. This feedback is added to the input signal since it is referenced to the same ground.




Figure 3. Direct Motor Drive


To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low inductance ceramic disk capacitors with short lead lengths (< 0.5 inch) should be used. A $1\mu F$ low ESR film capacitor in parallel with two $0.1\mu F$ low ESR ceramic capacitors, (such as AVX RAM Guard®), provides adequate bypassing. Connect one ceramic capacitor directly between pins 1 and 4. Connect the second ceramic capacitor directly between pins 8 and 5.

Grounding

The high current capability of the MIC4421/4422 demands careful PC board layout for best performance. Since the MIC4421 is an inverting driver, any ground lead impedance will appear as negative feedback which can degrade switching speed. Feedback is especially noticeable with slow-rise time inputs. The MIC4421 input structure includes about 200mV of hysteresis to ensure clean transitions and freedom from oscillation, but attention to layout is still recommended.

Figure 5 shows the feedback effect in detail. As the MIC4421 input begins to go positive, the output goes negative and several amperes of current flow in the ground lead. As little as 0.05Ω of PC trace resistance can produce hundreds of millivolts at the MIC4421 ground pins. If the driving logic is referenced to power ground, the effective logic input level is reduced and oscillation may result.

To insure optimum performance, separate ground traces should be provided for the logic and power connections. Connecting the logic ground directly to the MIC4421 GND pins will ensure full logic drive to the input and ensure fast output switching. Both of the MIC4421 GND pins should, however, still be connected to power ground.






Figure 4. Self Contained Voltage Doubler

5

Input Stage

The input voltage level of the MIC4421 changes the quiescent supply current. The N channel MOSFET input stage transistor drives a $320\mu\text{A}$ current source load. With a logic "1" input, the maximum quiescent supply current is $400\mu\text{A}$. Logic "0" input level signals reduce quiescent current to $80\mu\text{A}$ typical.

The MIC4421/4422 input is designed to provide 300mV of hysteresis. This provides clean transitions, reduces noise sensitivity, and minimizes output stage current spiking when changing states. Input voltage threshold level is approximately 1.5V, making the device TTL compatible over the full temperature and operating supply voltage ranges. Input current is less than ±10uA.

The MIC4421 can be directly driven by the TL494, SG1526/1527, SG1524, TSC170, MIC38C42, and similar switch mode power supply integrated circuits. By offloading the power-driving duties to the MIC4421/4422, the power supply controller can operate at lower dissipation. This can improve performance and reliability.

The input can be greater than the V_S supply, however, current will flow into the input lead. The input currents can be as high as 30mA p-p (6.4mA_{RMS}) with the input. No damage will occur to MIC4421/4422 however, and it will not latch.

The input appears as a 7pF capacitance and does not change even if the input is driven from an AC source. While the device will operate and no damage will occur up to 25V below the negative rail, input current will increase up to 1mA/V due to the clamping action of the input, ESD diode, and $1k\Omega$ resistor.

Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 and 74C have outputs which can only supply a few milliamperes of current, and even shorting outputs to ground will not force enough current to destroy the device. The MIC4421/4422 on the other hand, can source or sink several amperes and drive large capacitive loads at high frequency. The package power

dissipation limit can easily be exceeded. Therefore, some attention should be given to power dissipation when driving low impedance loads and/or operating at high frequency.

The supply current vs. frequency and supply current vs capacitive load characteristic curves aid in determining power dissipation calculations. Table 1 lists the maximum safe operating frequency for several power supply voltages when driving a 10,000pF load. More accurate power dissipation figures can be obtained by summing the three dissipation sources.

Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8-pin CerDIP package, from the data sheet, is 150°C/W. In a 25°C ambient, then, using a maximum junction temperature of 150°C, this package will dissipate 800mW.

Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load Power Dissipation (P₁)
- Quiescent power dissipation (P_O)
- Transition power dissipation (P_T)

Calculation of load power dissipation differs depending on whether the load is capacitive, resistive or inductive.

Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$P_1 = 1^2 R_0 D$$

where:

I = the current drawn by the load

R_O = the output resistance of the driver when the output is high, at the power supply voltage used. (See data sheet)

D = fraction of time the load is conducting (duty cycle)




Figure 5. Switching Time Degradation Due to Negative Feedback

Table 1: MIC4421 Maximum Operating Frequency

| Vs | Max Frequency | | |
|-----|---------------|--|--|
| 18V | 220kHz | | |
| 15V | 300kHz | | |
| 10V | 640kHz | | |
| 5V | 2MHz | | |

Conditions: 1. CerDIP Package (θ_{JA} = 150°C/W)

2. T_A = 25°C

3. $C_L = 10,000pF$

Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$E = 1/2 \text{ C V}^2$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the 1/2 is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$P_1 = FC(V_S)^2$$

where:

F = Operating Frequency

C = Load Capacitance

V_S = Driver Supply Voltage

Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$P_{1.1} \approx I^2 R_0 D$$

However, in this instance the $R_{\rm O}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending on how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as

$$P_{1,2} = I V_D (1 - D)$$

where V_D is the forward drop of the clamp diode in the driver (generally around 0.7V). The two parts of the load dissipation must be summed in to produce P_I

$$P_1 = P_{11} + P_{12}$$

Quiescent Power Dissipation

Quiescent power dissipation (P_Q , as described in the input section) depends on whether the input is high or low. A low input will result in a maximum current drain (per driver) of \leq 0.2mA; a logic high will result in a current drain of \leq 3.0mA. Quiescent power can therefore be found from:

$$P_{O} = V_{S} [D I_{H} + (1 - D) I_{L}]$$

where:

IH = quiescent current with input high

IL = quiescent current with input low

D = fraction of time input is high (duty cycle)

V_S = power supply voltage

Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N- and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from V_S to ground. The transition power dissipation is approximately:

$$P_T = 2 F V_S (A \cdot s)$$

where (A·s) is a time-current factor derived from the typical characteristic curve "Crossover Energy vs. Supply Voltage."

Total power (PD) then, as previously described is just

$$P_D = P_1 + P_O + P_T$$

Definitions

C_L = Load Capacitance in Farads.

D = Duty Cycle expressed as the fraction of time the input to the driver is high.

F = Operating Frequency of the driver in Hertz

I_H = Power supply current drawn by a driver when both inputs are high and neither output is loaded.

I_L = Power supply current drawn by a driver when both inputs are low and neither output is loaded.

In = Output current from a driver in Amps.

Pn = Total power dissipated in a driver in Watts.

P_L = Power dissipated in the driver due to the driver's load in Watts.

Po = Power dissipated in a quiescent driver in Watts.

PT = Power dissipated in a driver when the output changes states ("shoot-through current") in Watts. NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in Figure 7 in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find Watts.

R_O = Output resistance of a driver in Ohms.

 V_S = Power supply voltage to the IC in Volts.




Figure 6. Peak Output Current Test Circuit