# 54F/74F620 • 54F/74F623

# Inverting Octal Bus Transceiver With 3-State Outputs

# Descripto

The 'F623 a acceptation accepted featuring non-inverting 3-state bus compatible outpoon in both send and receive directions. The outputs are capable of sinking 34 m and sourcing up to 15 mA, providing very good capacitive drive characteristics in a 'F620 is an inverting version of the 'F623.

These octal bus transceivers are designed for asynchronous two-way data flow between data buses. The control way to immentation allows for maximum flexibility in timing.

These devices allow data transmission from the A sus of the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'F620 and 'F623 the capability to store data by simultaneous enabling of  $\overline{G}BA$  and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (sixteen in all) will remain at their last states.

- Octal Bidirectional Bus Interface
- 3-State Buffer Outputs Sink 64 mA
- 15 mA Source Current
- 'F620 Inverting Option of 'F623


Ordering Code: See Section 5

# B<sub>1</sub> B<sub>2</sub> B<sub>3</sub> B<sub>4</sub> B<sub>5</sub> B<sub>6</sub> B<sub>7</sub> B<sub>8</sub> — GBA — GAB A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> A<sub>5</sub> A<sub>6</sub> A<sub>7</sub> A<sub>8</sub>


#### Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	<b>54F/74F(U.L.)</b> HIGH/LOW
GBA,GAB	Enable Inputs	0.5/0.375
A <sub>1</sub> -A <sub>8</sub>	A Inputs or	1.75/0.406
. •	3-State Outputs	75/15 (12.5)
B <sub>1</sub> -B <sub>8</sub>	B Inputs or	1.75/0.406
	3-State Outputs	75/40(30)

#### **Connection Diagrams**



Pin Assignment for DIP and SOIC




Pin Assignment for LCC and PCC

## **Function Table**

Enable Inputs		Operation			
GВА	GAB	'F620	'F623		
L	L	B data to A bus	B data to A bus		
Н	Н	Ā data to B bus	A data to B bus		
Н	L	z z			
L	н	B data to A bus, A data to B bus	B data to A bus, Ā data to B bus		

H = HIGH Voltage Level
L = LOW Voltage Level
Z = High Impedance

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# DC Characteristics over Operating Temperature Range (unless otherwise specified)

	_	54F/74F					
Symbol	Parameter	Min	Тур	Max	Units	Conditions	
I <sub>cc</sub>	Power Supply Current		_	143	mA	V <sub>CC</sub> = Max	

# AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F	54F	74F	Units	Fig. No.
		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF	$T_A$ , $V_{CC} =$ $Com$ $C_L = 50 pF$		
		Min Typ Max	Min Max	Min Max		
t <sub>PLH</sub>	Propagation Delay A Input to B Output ('F620)	8.0 9.0			ns	3-1 3-3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay B Input to A Output ('F620)	8.0 9.0			ns	3-1 3-3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A Input to B Output ('F623)	6.5 7.0			ns	3-1 3-4
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay B Input to A Output ('F623)	6.5 7.0			ns	3-1 3-4
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time GBA Input to A Output	8.0 11.0				3-1 3-12 3-13
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time GBA Input to A Output	7.5 6.0			ns	
t <sub>PZH</sub> t <sub>PZL</sub>	Enable Time GAB Input to B Output	8.0 11.0			_	3-1
t <sub>PHZ</sub> t <sub>PLZ</sub>	Disable Time GAB Input to B Output	7.5 6.0			ns	3-12 3-13