

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

DECEMBER 1983 — REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each flip-flop)

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	↑	L	L	L	H
H	H	↑	H	L	TOGGLE	
H	H	↑	L	H	Q ₀	\bar{Q}_0
H	H	↑	H	H	H	L
H	H	L	X	X	Q ₀	\bar{Q}_0


[†] The output levels in this configuration are not guaranteed to meet the minimum levels for V_{OH} if the lows at preset and clear are near V_{IL} maximum. Furthermore, this configuration is nonstable, that is, it will not persist when preset or clear return to their inactive (high) level.

SN54109, SN54LS109A . . . J OR W PACKAGE

SN74109 . . . N PACKAGE


SN74LS109A . . . D OR N PACKAGE

(TOP VIEW)




SN54LS109A . . . FK PACKAGE

(TOP VIEW)



2

TTL Devices


logic symbol[‡]

[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12
Pin numbers shown are for D, J, N, and W packages

SN54109, SN74109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

logic diagram (positive logic)



'109



schematics of inputs and outputs


'109

2
TTL Devices



DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

schematic



2

TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage: '109	5.5 V
'LS109A	7 V
Operating free-air temperature range: SNS54'	-55°C to 125°C
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1 Voltage values are with respect to network ground terminal.

SN54109, SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			SN54109			SN74109			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
I _{OH}	High-level output current				-0.8			-0.8	mA
I _{OL}	Low-level output current				16			16	mA
t _w	Pulse duration	CLK high or low	20			20			
		PRE or CLR low	20			20			ns
t _{su}	Input setup time before CLK↑		10			10			ns
t _h	Input hold time-data after CLK↑		6			6			ns
T _A	Operating free-air temperature		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]			SN54109			SN74109			UNIT
	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = MIN, I _I = -12 mA				-1.5			-1.5		V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, I _{OH} = -0.8 mA			2.4	3.4		2.4	3.4		V
V _{OL}	V _{CC} = MIN, I _{OL} = 16 mA				0.2	0.4		0.2	0.4	V
I _I	V _{CC} = MAX, V _I = 5.5 V					1			1	mA
I _{IH}	J or K CLR PRE or CLK	V _{CC} = MAX, V _I = 2.4 V			40		40			μA
					160		160			
					80		80			
I _{IL}	J or K CLR PRE CLK	V _{CC} = MAX, V _I = 0.4 V			-1.6		-1.6			mA
					-4.8		-4.8			
					-3.2		-3.2			
					-3.2		-3.2			
I _{OS} [§]	V _{CC} = MAX			-30	-85		-30	-85		mA
I _{CC} [#]	V _{CC} = MAX, See Note 2			9	15		9	15		mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time.

[#] Clear is tested with preset high and preset is tested with clear high.

[#] Average per flip-flop.

NOTE 2 With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			UNIT
			MIN	TYP	MAX	
f _{max}	RL = 400 Ω, CL = 15 pF	PRE			25	MHz
t _{PLH}					33	
t _{PHL}		Q			10	ns
t _{PLH}		Q			23	ns
t _{PHL}		Q			15	ns
t _{PLH}		CLR			17	ns
t _{PHL}		Q			25	
t _{PLH}		CLK			10	ns
t _{PHL}		Q or \bar{Q}			16	
					18	ns

NOTE 3 Load circuits and voltage waveforms are shown in Section 1.

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**recommended operating conditions**

		SN54LS109A			SN74LS109A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
I _{OH}	High-level output current			-0.4			-0.4	mA
I _{OL}	Low-level output current			4			8	mA
f _{clock}	Clock frequency	0	25		0	25		MHz
t _w	Pulse duration	CLK high	25		25			
		PRE or CLR low	25		25			ns
t _{su}	Setup time before CLK ↑	High-level data	35		35			
		Low-level data	25		25			ns
t _h	Hold time-data after CLK↑		5		5			ns
T _A	Operating free-air temperature	-55		125	0	70		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS [†]	SN54LS109A			SN74LS109A			UNIT
		MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	
V _{IK}	V _{CC} = MIN, I _I = -18 mA			-1.5			-1.5	V
V _{OH}	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = MAX, I _{OH} = -0.4 mA	2.5	3.4		2.7	3.4		V
V _{OL}	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V, I _{OL} = 4 mA		0.25	0.4	0.25	0.4		V
	V _{CC} = MIN, V _{IL} = MAX, V _{IH} = 2 V, I _{OL} = 8 mA				0.35	0.5		
I _I	J, K or CLK CLR or PRE	V _{CC} = MAX, V _I = 7 V		0.1		0.1		
				0.2		0.2		mA
I _{IH}	J, K or CLK CLR or PRE	V _{CC} = MAX, V _I = 2.7 V		20		20		
				40		40		μA
I _{IIL}	J, K or CLK CLR or PRE	V _{CC} = MAX, V _I = 0.4 V		-0.4		-0.4		
				-0.8		-0.8		mA
I _{OS} [§]	V _{CC} = MAX, See Note 4		-20	-100	-20	-100		mA
I _{CC} (Total)	V _{CC} = MAX, See Note 2		4	8	4	8		mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.[§] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.NOTE 2: With all outputs open, I_{CC} is measured with the Q and \bar{Q} outputs high in turn. At the time of measurement, the clock input is grounded.NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_O = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively with the minimum and maximum limits reduced to one half of their stated values.**switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}			R _L = 2 kΩ, C _L = 15 pF	25	33		MHz
I _{PLH}	CLR, PRE or CLK	Q or \bar{Q}		13	25		ns
I _{PHL}				25	40		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.