4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

#### **DESCRIPTION**

The M5M5408 is 4194304-bit CMOS static RAM organized as 524288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology. The use of thin film transistor (TFT) load cells and CMOS periphery results in a high density and low power static RAM. The M5M5408 is designed for memory applications where the high performance, high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408 is offered in 32-pin plastic small outline package (SOP) and 32-pin thin small outline package (TSOP), providing high board level packing densities. Two types of TSOP packages are available, M5M5408TP (normal lead bend type package) and M5M5408RT (reverse lead bend type package). Using both two types makes it easy to design a printed circuit board.

#### **FEATURES**


	Access	Power s	supply current
Type name	time (max)	Active (max)	Stand-by (max)
M5M5408FP, TP, RT-55L M5M5408FP, TP, RT-70L M5M5408FP, TP, RT-10L	55ns 70ns 100ns	30mA	100 µ A (Vcc = 5.5V)
M5M5408FP, TP, RT-55LL M5M5408FP, TP, RT-70LL M5M5408FP, TP, RT-10LL	55ns 70ns 100ns	(1MHz)	20 μ A (Vcc = 5.5V) 0.4 μ A (Vcc = 3V, typ)

- Single + 5V power supply
- No clocks, no refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion and power down by \$\overline{S}\$
- Data retention supply voltage = 2.0V to 5.5V
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Battery back-up capability
- Package

M5M5408FP: 32-pin 525mil SOP M5M5408TP: 32-pin 400mil TSOP (II) M5M5408RT: 32-pin 400mil TSOP (II)


#### **APPLICATION**

Small capacity memory units, IC card, battery operating system





4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM



#### **FUNCTION**

The operation mode of the M5M5408 is determined by a combination of the device control inputs  $\overline{S}$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ , or  $\overline{S}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output state. Setting the  $\overline{OE}$  at a high level, the output state is in a highimpedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S}$  is in an active state ( $\overline{S}=L$ ).

When setting \$\overline{S}\$ at a high level, the chips are in a non-

selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by S. The power supply current is reduced as low as the stand-by current which is specified as loc3 or loc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

#### **FUNCTION TABLE**

S	8	Œ	Mode	DQ	lcc
Ι	X	X	Non selection	High-impedance	Stand-by
L	L	Х	Write	Din	Active
L	Τ	L	Read	Dout	Active
<del>ا</del> ۔	H	Н		High-impedance	Active



4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		- 0.3~7	٧
Vı	Input voltage	With respect to GND	- 0.3 * ~Vcc + 0.3	٧
Vo	Output voltage		0~Vcc	٧
Pd	Power dissipation	T <sub>a</sub> = 25 ℃	700	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		- 65~150	r

<sup>\* - 3.0</sup>V in case of AC (Pulse width ≤ 50ns)

#### DC ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70 \, \text{°C}$ , $V_{CC} = 5 \text{V} \pm 10 \, \text{\%}$ , unless otherwise noted)

C	Development	Parameter Test conditions			Limits		11.3
Symbol	Parameter	Test conditions		Min	Тур	Max	Unit
VIH	High-level input voltage			2.2		V∞+0.3	
VIL	Low-level input voltage			- 0.3 *		0.8	V
Vон	High-level output voltage	Ioн = - 1mA		2.4			
V OH	riignievel output voitage	Ioн = - 0.1mA		V∞-0. 5			V
VoL	Low-level output voltage	loL = 2.1mA				0.4	V
li	Input leakage current	V <sub>I</sub> = 0~V <sub>CC</sub>				± 1	μА
lo	Output leakage current	S = VIH OE = VIH, VI/O = 0~VCC				± 1	μА
lccı	Active supply current (AC, MOS level)	\$≤0.2 other inputs≤0.2V or≥Vcc-0.2V	minimum cycle		50	80	mA
1001	, terre supply carrent (10, 1103 level)	Output-open (duty 100%)	1MHz	'	25	30	ma.
Icc2	Active supply current (AC, TTL level)	S = V <sub>IL</sub> other inputs = V <sub>IH</sub> or V <sub>IL</sub>	minimum cycle		60	90	
1002	Active Supply current (Ac, 17E level)	Output-open (duty 100%)	1MHz		30	40	mA
lcc3	Stand by current	S≥Vcc - 0.2V, other inputs = 0~Vcc	FP,TP,			100	
1003	Stand by current		FP.TP. RT-LL		1.0	20	μА
ICC4	Stand by current	S = VIH, other inputs = 0~V	cc			3	mÀ

<sup>\* - 3.0</sup>V in case of AC (Pulse width ≤ 50ns)

#### **CAPACITANCE** (Ta = $0 \sim 70 \, \text{°C}$ , Vcc = 5V $\pm$ 10 %, unless otherwise noted)

Symbol	Parameter	Parameter Test conditions		Limits			
- Symbol	7 arameter	rest conditions	Min	Тур	Max	Unit	
Ci	Input capacitance	Vi= GND, Vi=25mVrms, f=1MHz			6	ρF	
Co	Output capacitance	Vo= GND, Vo=25mVrms, f=1MHz			8	ρF	

Note 1. Direction for current flowing into an IC is positive (no mark). 2. Typical value is VCC = 5V,  $T_a = 25$  °C.



4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10 %, unless otherwise noted)

#### (1) MEASUREMENT CONDITIONS

Input pulse levels  $V_{IH} = 2.4$ V,  $V_{IL} = 0.6$ V

Input rise and fall time .....5ns

Reference levels .....VOH = VOL = 1.5V


Transition in measured ± 500mV from steady

state voltage.(for ten, tdis)

Output loads .....Fig.1, CL = 100pF (FP, TP, RT-10L, -10LL)

CL = 30pF (FP, TP, RT-55L, -70L, -55LL, -70LL)

 $C_L = 5pF$  (for ten, tdis)



#### (2) READ CYCLE

			Limits						
Symbol	Parameter					M5M5408 RT-10L		Unit	
		Min	Max	Min	Max	Min	Max		
tcn	Read cycle time	55		70		100		ns	
ta(A)	Address access time		55		70		100	ns	
ta(S)	Chip select access time		55		70		100	ns	
ta(OE)	Output enable access time		25		35		50	ns	
tdis(S)	Output disable time after \$\overline{S}\$ high		20		25		35	ns	
tdis(OE)	Output disable time after OE high		20		25		35	ns	
ten(S)	Output enable time after \$ low	10		10		10		ns	
ten(OE)	Output enable time after OE low	5		5		5		ns	
tv(A)	Data valid time after address	10		10		10		ns	


#### (3) WRITE CYCLE

		Limits						
Symbol	Parameter	M5M5408FP, TP, RT-55L, -55LL				1		Unit
		Min	Max	Min	Max	Min	Max	
tcw	Write cycle time	55		70		100		ns
tw(W)	Write pulse width	40		50		60		ns
tsu(A)	Address set up time	0	[	0		0		ns
tsu(A-WH)	Address set up time with respect to W high	50		60		80		ns
tsu(S)	Chip select set up time	50		60		80		ns
tsu(D)	Data set up time	25		30		35		ns
th(D)	Data hold time	0		0		0		ns
trec(W)	Write recovery time	0		0		0		ns
tdis(W)	Output disable time from W low		20		25		35	ns
tdis(OE)	Output disable time from OE high		20		25		35	ns
ten(W)	Output enable time from W high	5		5		5		ns
ten(OE)	Output enable time from OE low	5		5		5		ns


4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

#### (4) TIMING DIAGRAMS

#### Read cycle




#### Write cycle (W control mode)



4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

#### Write cycle (\$\overline{S}\$ control mode)



- Note 3. Hatching indicates the state is "don't care".

  4. A write occurs during the overlap of a low \$\overline{S}\$ and low \$\overline{W}\$.

  5. If \$\overline{W}\$ goes low simultaneously with or prior to \$\overline{S}\$, the output remains in the high impedance state.

  6. Don't apply inverted phase signal externally when DQ pin is in output mode.

4194304-BIT (542488-WORD BY 8-BIT) CMOS STATIC RAM

#### **POWER DOWN CHARACTERISTICS**

**ELECTRICAL CHARACTERISTICS** (Ta = 0~70 ℃, unless otherwise noted)

C b - 1	December	Tant conditions	i			1.1-24	
Symbol	mbol Parameter Test conditions		[	Min	Тур	Max	Unit
VCC(PD)	Power down supply voltage			2			
V 01: 1-1-1-7		2.2 ≤ Vcc(PD)		2.2			
Vi(S)	Chip select input S	2V ≤ Vcc(PD) ≤ 2.2V			VCC(PD)		. •
1	Developed a series assets		FP,TP, RT-L	-		50	
ICC(PD)	Power down supply current		FP,TP, RT-LL		0.4	10 *	μA

Note 7. When S is at 2.2V (ViH min) and the supply voltage is at any level between 4.5V and 2.4V, supply current is defined as ICC4, \* ICC(PD) = 1 µA at Ta = 25 °C.

#### TIMING REQUIREMENTS (Ta = $0 \sim 70 \, \text{°C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
Symbol	rarameter		Min	Тур	Max	l Out I
tsu(PD)	Power down set up time		0			ns
trec(PD)	Power down recovery time		5			ms

### POWER DOWN CHARACTERISTICS

S control mode

