

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable Input Simplifies Expansion
- Expandable for N-Bit Applications
- Four Distinct Functional Modes
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description


These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers; serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (\bar{G}) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, enable \bar{G} should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54HC259 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC259 is characterized for operation from -40°C to 85°C .


**SN54HC259 . . . J PACKAGE
SN74HC259 . . . D OR N PACKAGE**

(TOP VIEW)



2

**SN54HC259 . . . FK PACKAGE
(TOP VIEW)**



NC No internal connection

FUNCTION TABLE

INPUTS	OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION	
CLR	\bar{G}			
H	L	D	Q _{i0}	Addressable Latch
H	H	Q _{i0}	Q _{i0}	Memory
L	L	D	L	8-Line Demultiplexer
L	H	L	L	Clear

LATCH SELECTION TABLE

SELECT INPUTS			LATCH ADDRESSED
S2	S1	S0	
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3
H	L	L	4
H	L	H	5
H	H	L	6
H	H	H	7

HCMOS Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1982, Texas Instruments Incorporated


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-361

SN54HC259, SN74HC259
8-BIT ADDRESSABLE LATCHES

logic symbol†




2

HCMOS Devices


†This symbol is in accordance with ANSI/IEEE Std 91 1984 and IEC Publication 617-12.

logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.

logic symbol and logic diagram, each internal latch (positive logic)



2

HC MOS Devices

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC}	-0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±25 mA
Continuous current through V _{CC} or GND pins	±50 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or J package	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: D or N package	260°C
Storage temperature range	-65°C to 150°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC259			SN74HC259			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	2	5	6	2	5	6	V
V _{IH}	High-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	1.5 3.15 4.2		1.5 3.15 4.2			V
V _{IL}	Low-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	0 0 0	0.3 0.9 1.2	0 0 0	0.3 0.9 1.2		V
V _I	Input voltage		0	V _{CC}	0	V _{CC}		V
V _O	Output voltage		0	V _{CC}	0	V _{CC}		V
t _t	Input transition (rise and fall) times	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	0 0 0	1000 500 400	0 0 0	1000 500 400		ns
T _A	Operating free-air temperature		-55	125	-40	85		°C

SN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC259	SN74HC259	UNIT
			MIN	TYP	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = -20 μA	2 V	1.9	1.998		1.9	1.9	V
		4.5 V	4.4	4.499		4.4	4.4	
		6 V	5.9	5.999		5.9	5.9	
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = -4 mA	4.5 V	3.98	4.30		3.7	3.84	V
	V _I = V _{IH} or V _{IL} , I _{OL} = -5.2 mA	6 V	5.48	5.80		5.2	5.34	
I _I	V _I = V _{CC} or 0	2 V	0.002	0.1		0.1	0.1	nA
		4.5 V	0.001	0.1		0.1	0.1	
		6 V	0.001	0.1		0.1	0.1	
I _{CC}	V _I = V _{CC} or 0, I _O = 0	2 V	0.17	0.26		0.4	0.33	
C _i		4.5 V	0.15	0.26		0.4	0.33	
		6 V	0.15	0.26		0.4	0.33	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C		SN54HC259	SN74HC259	UNIT
			MIN	MAX	MIN	MAX	
t _w	Pulse duration	2 V	80		120	100	ns
		4.5 V	16		24	20	
		6 V	14		20	17	
	G low	2 V	80		120	100	ns
		4.5 V	16		24	20	
		6 V	14		20	17	
t _{su}	Setup time, data or address before Gt	2 V	75		115	95	
		4.5 V	15		23	19	
		6 V	13		20	16	
t _h	Hold time, data or address after Gt	2 V	5		5	5	
		4.5 V	5		5	5	
		6 V	5		5	5	

**SN54HC259, SN74HC259
8-BIT ADDRESSABLE LATCHES**

switching characteristics over recommended operating free-air temperature range (unless otherwise noted). $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC259		SN74HC259		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PHL}	CLR	Any Q	2 V	60	150	225			190		ns
			4.5 V	18	30	45			38		
			6 V	14	26	38			32		
t _{pd}	Data	Any Q	2 V	56	130	195			165		ns
			4.5 V	17	26	39			33		
			6 V	13	22	33			28		
t _{pd}	Address	Any Q	2 V	74	200	300			250		ns
			4.5 V	21	40	60			50		
			6 V	17	34	51			43		
t _{pd}	G	Any Q	2 V	66	170	255			215		ns
			4.5 V	20	34	51			43		
			6 V	16	29	43			37		
t _t		Any	2 V	28	75	110			95		
			4.5 V	8	15	22			19		
			6 V	6	13	19			16		
C _{pd}	Power dissipation capacitance per latch			No load, T _A = 25°C			33 pF typ				

Note 1: Load circuits and voltage waveforms are shown in Section 1.

2

HCMOS Devices

2-365

TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75205