

**Signetics**

Document No.	853-0338
ECN No.	98775
Date of issue	February 9, 1990
Status	Product Specification
FAST Products	

# FAST 74F112

## Flip-Flop

### Dual J-K Negative Edge-triggered Flip-Flop

**FEATURE**

- Industrial temperature range available (-40°C to +85°C)

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
N74F112	100MHz	15mA

**ORDERING INFORMATION**

PACKAGES	COMMERCIAL RANGE	INDUSTRIAL RANGE
	$V_{CC} = 5V \pm 10\%$ $T_A = 0^\circ C \text{ to } +70^\circ C$	$V_{CC} = 5V \pm 10\%$ $T_A = -40^\circ C \text{ to } +85^\circ C$
16-Pin Plastic DIP	N74F112N	I74F112N
16-Pin Plastic SO	N74F112D	I74F112D

**DESCRIPTION**

The 74F112, Dual Negative Edge-Triggered JK-Type Flip-Flop, features individual J, K, Clock ( $\overline{CP}_n$ ), Set ( $\overline{S}_D$ ) and Reset ( $\overline{R}_D$ ) inputs, true ( $Q_n$ ) and complementary ( $\overline{Q}_n$ ) outputs.

The  $\overline{S}_D$  and  $\overline{R}_D$  inputs, when Low, set or reset the outputs as shown in the Function Table regardless of the level at the other inputs.

A High level on the clock ( $\overline{CP}_n$ ) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the  $\overline{CP}_n$  is High and flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output changes are initiated by the High-to-Low transition of the  $\overline{CP}_n$ .


**INPUT AND OUTPUT LOADING AND FAN-OUT TABLE**

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$J_0, J_1$	J inputs	1.0/1.0	20 $\mu$ A/0.6mA
$K_0, K_1$	K inputs	1.0/1.0	20 $\mu$ A/0.6mA
$\overline{S}_{D0}, \overline{S}_{D1}$	Set inputs (active Low)	1.0/5.0	20 $\mu$ A/3.0mA
$\overline{R}_{D0}, \overline{R}_{D1}$	Reset inputs (active Low)	1.0/5.0	20 $\mu$ A/3.0mA
$\overline{CP}_0, \overline{CP}_1$	Clock Pulse input (active falling edge)	1.0/4.0	20 $\mu$ A/2.4mA
$Q_0, \overline{Q}_0; Q_1, \overline{Q}_1$	Data outputs	50/33	1.0mA/20mA


**NOTE:**

One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


**PIN CONFIGURATION**



**LOGIC SYMBOL**



**LOGIC SYMBOL (IEEE/IEC)**



Flip-Flop

FAST 74F112

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_A = +25^\circ\text{C}$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	Min		Max
$f_{MAX}$	Maximum clock frequency	Waveform 1	85	100		80		80		MHZ
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{CP}$ to $Q_n$ or $\overline{Q}_n$	Waveform 1	2.0	5.0	6.5	2.0	7.5	2.0	7.5	ns
$t_{PLH}$ $t_{PHL}$	Propagation delay $\overline{S}_{Dn}, \overline{R}_D$ to $Q_n$ or $\overline{Q}_n$	Waveform 2,3	2.0	4.5	6.5	2.0	7.5	1.5	7.5	ns

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS						UNIT	
			$T_A = +25^\circ\text{C}$			$T_A = 0^\circ\text{C to } +70^\circ\text{C}$		$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		
			Min	Typ	Max	Min	Max	Min		Max
$t_s(H)$ $t_s(L)$	Setup time, High or Low $J_n, K_n$ to $\overline{CP}$	Waveform 1	4.0			5.0		5.0		ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low $J_n, K_n$ to $\overline{CP}$	Waveform 1	0.0			0.0		0.0		ns
$t_w(H)$ $t_w(L)$	$\overline{CP}$ Pulse width High or Low	Waveform 1	4.5			5.0		5.0		ns
$t_w(L)$	$\overline{S}_{Dn}, \overline{R}_D$ Pulse width Low	Waveform 2,3	4.5			5.0		5.0		ns
$t_{REC}$	Recovery time $\overline{S}_{Dn}, \overline{R}_D$ to $\overline{CP}$	Waveform 2,3	4.5			5.0		5.0		ns

AC WAVEFORMS

