



BCD TO 7 SEGMENT LATCH/DECODER/LCD DRIVER

- **HIGH SPEED**
 $t_w = 7 \text{ ns}$ (TYP.) AT $V_{CC} = 5 \text{ V}$
- **LOW POWER DISSIPATION**
 $I_{CC} = 4 \mu\text{A}$ (MAX.) AT $T_A = 25^\circ\text{C}$
- **HIGH NOISE IMMUNITY**
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- **OUTPUT DRIVE CAPABILITY**
 10 LSTTL LOADS
- **SYMMETRICAL OUTPUT IMPEDANCE**
 $|I_{OH}| = I_{OL} = 4 \text{ mA}$ (MIN.)
- **BALANCED PROPAGATION DELAYS**
 $t_{PLH} = t_{PHL}$
- **WIDE OPERATING VOLTAGE RANGE**
 V_{CC} (OPR) = 2 V TO 6 V
- **PIN AND FUNCTION COMPATIBLE**
 WITH 4543B



DESCRIPTION

The M54/74HC4543 is a high speed CMOS BCD-TO-7 SEGMENT DECODER WITH LCD DRIVER fabricated in silicon gate C²MOS technology. High speed latch and decode operation 120 times as fast as standard CMOS 4511B while CMOS low power consumption is maintained. This device consist of BCD-TO-7 segment decoder with a BCD input latch and a 7-segment driver for a liquid crystal display (LCD). When any illegal BCD input signal is applied or input BI is held high, the display is blanked. When driving LCDs, a common square wave signal should be applied not only to the PH input of this device but also to the electrically common backplane of the display. For other types of readouts, such as light-emitting diode (LED), some additional drivers, such as a transistor array is required. All inputs are equipped with protection circuits against static discharge and transient excess voltage.



TRUTH TABLE


INPUTS							OUTPUTD							DISPLAY MODE
LD	BI	PH	D	C	B	A	a	b	c	d	e	f	g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	BLANK
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	H	L	H	H	L	H	H	L	L	1
H	L	L	L	L	H	H	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	H	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	H	L	H	H	H	H	H	6
H	L	L	L	H	H	H	H	H	L	L	L	L	L	7
H	L	L	H	L	L	L	L	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	H	L	H	H	9
H	L	L	H	L	H	X	L	L	L	L	L	L	L	BLANK
H	L	L	H	H	X	X	L	L	L	L	L	L	L	BLANK
L	L	L	X	X	X	X	###							###
↑	↑	H	↑				INVERSE OF ABOVE OUTPUT LEVEL							DISPLAY AS ABOVE

X: Don't Care


↑: SAME AS ABOVE COMBINATIONS

###: DEPENDS UPON THE BCD CODE PREVIOUSLY APPLIED WHEN LD = 'H'


LOGIC DIAGRAM



DISPLAY MODE




INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
12	LD	Latch Disable Input (Active HIGH)
5, 3, 2, 4	A to D	Address (Data) Inputs
6	PH	Phase Input (Active HIGH)
7	BI	Blanking Input (Active HIGH)
9, 10, 11, 12, 13, 15, 14	a to g	Segment Outputs
8	GND	Ground (0V)
16	V _{CC}	Positive Supply Voltage

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
V _O	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Source Sink Current Per Output Pin	± 25	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 50	mA
P _D	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW: ≙ 65 °C derate to 300 mW by 10mW/°C: 65 °C to 85 °C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit	
V _{CC}	Supply Voltage	2 to 6	V	
V _I	Input Voltage	0 to V _{CC}	V	
V _O	Output Voltage	0 to V _{CC}	V	
T _{op}	Operating Temperature: M54HC Series M74HC Series	-55 to +125 -40 to +85	°C °C	
t _r , t _f	Input Rise and Fall Time	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	0 to 1000 0 to 500 0 to 400	ns

DC SPECIFICATIONS

Symbol	Parameter	Test Conditions		Value								Unit
				T _A = 25 °C			-40 to 85 °C		-55 to 125 °C			
				54HC and 74HC			74HC		54HC			
V _{CC} (V)			Min.	Typ.	Max.	Min.	Max.	Min.	Max.			
V _{IH}	High Level Input Voltage	2.0									V	
		4.5			1.5			1.5		1.5		
		6.0			3.15			3.15		3.15		
V _{IL}	Low Level Input Voltage	2.0									V	
		4.5					0.5		0.5			0.5
		6.0					1.35		1.35			1.35
V _{OH}	High Level Output Voltage	2.0	V _I = V _{IH}	I _O = -20 μA	1.9	2.0		1.9		1.9	V	
		4.5			4.4	4.5		4.4		4.4		
		6.0	V _I = V _{IL}	I _O = -4.0 mA	5.9	6.0		5.9		5.9		
		4.5			4.18	4.31		4.13		4.10		
		6.0			5.68	5.8		5.63		5.60		
V _{OL}	Low Level Output Voltage	2.0	V _I = V _{IH}	I _O = 20 μA		0.0	0.1		0.1		0.1	V
		4.5				0.0	0.1		0.1		0.1	
		6.0	V _I = V _{IL}	I _O = 4.0 mA		0.0	0.1		0.1		0.1	
		4.5				0.17	0.26		0.37		0.40	
		6.0				0.18	0.26		0.37		0.40	
I _I	Input Leakage Current	6.0	V _I = V _{CC} or GND				±0.1		±1		±1	μA
I _{CC}	Quiescent Supply Current	6.0	V _I = V _{CC} or GND				4		40		80	μA

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

Symbol	Parameter	Test Conditions		Value						Unit	
		V _{CC} (V)		T _A = 25 °C 54HC and 74HC			-40 to 85 °C 74HC		-55 to 125 °C 54HC		
				Min.	Typ.	Max.	Min.	Max.	Min.		Max.
t _{TLH} t _{THL}	Output Transition Time	2.0		30	75		95		110	ns	
		4.5		8	15		19		22		
		6.0		7	13		16		19		
t _{PLH} t _{PHL}	Propagation Delay Time (BCD - OUT)	2.0		160	300		375		450	ns	
		4.5		40	60		75		90		
		6.0		30	51		64		76		
t _{PLH} t _{PHL}	Propagation Delay Time (BI - OUT)	2.0		80	175		220		265	ns	
		4.5		23	35		44		53		
		6.0		17	30		37		45		
t _{PLH} t _{PHL}	Propagation Delay Time (PH - OUT)	2.0		58	130		165		195	ns	
		4.5		17	26		33		39		
		6.0		14	22		28		33		
t _{PLH} t _{PHL}	Propagation Delay Time (LD - OUT)	2.0		130	265		335		400	ns	
		4.5		35	53		66		80		
		6.0		16	45		56		68		
t _{w(H)}	Minimum Pulse Width (LD)	2.0		30	75		95		110	ns	
		4.5		8	15		29		22		
		6.0		7	13		26		19		
t _s	Minimum Set-up Time	2.0		15	75		95		110	ns	
		4.5		4	15		19		22		
		6.0		3	13		16		19		
t _h	Minimum Hold Time	2.0		0			0		0	ns	
		4.5		0			0		0		
		6.0		0			0		0		
C _{IN}	Input Capacitance			5	10		10		10	pF	
C _{PD} (*)	Power Dissipation Capacitance			115						pF	

(*) C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I_{CC(OPR)} = C_{PD} • V_{CC} • f_{IN} + I_{CC}/2 (per FLIP/FLOP)

SWITCHING CHARACTERISTICS TEST WAVEFORM

