

# SN74LVCC3245

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) > 2 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages


### description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages from 3 V to 5 V, and the A port is designed to track  $V_{CCA}$ , which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

The SN74LVCC3245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC3245 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

DB, DW, OR PW PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

PRODUCT PREVIEW

**SN74LVCC3245**  
**OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE**  
**AND 3-STATE OUTPUTS**

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CCA}$ and $V_{CCB}$ .....	-0.5 V to 6 V
Input voltage range, $V_i$ : All An (see Note 1) .....	-0.5 to $V_{CCA} + 0.5$ V
All Bn (see Note 1) .....	-0.5 to $V_{CCB} + 0.5$ V
Except I/O ports (see Note 2) .....	-0.5 to $V_{CCA} + 0.5$ V
Output voltage range, $V_o$ (see Note 1): All An .....	-0.5 to $V_{CCA} + 0.5$ V
All Bn .....	-0.5 to $V_{CCB} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_i < 0$ or $V_i > V_{CC}$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_o < 0$ or $V_o > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_o$ ( $V_o = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package .....	104°C/W
DW package .....	81°C/W
PW package .....	120°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.  
 2. This value is limited to 4.6 V maximum.  
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

**PRODUCT PREVIEW**



# SN74LVCC3245

## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1998 – REVISED JANUARY 1997

recommended operating conditions (see Note 3)

		V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
V <sub>CCA</sub>	Supply voltage			2.7	3.3	3.6	V
V <sub>CCB</sub>	Supply voltage			2.7	5	5.5	V
V <sub>IHA</sub>	High-level input voltage	V <sub>O</sub> ≤ 0.1 V, V <sub>O</sub> ≥ V <sub>CCA</sub> - 0.1 V	2.7 V	3 V	2		V
			3 V	3.6 V	2		
			3.6 V	5.5 V	2		
V <sub>IHB</sub>	High-level input voltage	V <sub>O</sub> ≤ 0.1 V, V <sub>O</sub> ≥ V <sub>CCB</sub> - 0.1 V	2.7 V	3 V	2		V
			3 V	3.6 V	2		
			3.6 V	5.5 V	3.85		
V <sub>ILA</sub>	Low-level input voltage	V <sub>O</sub> ≤ 0.1 V, V <sub>O</sub> ≥ V <sub>CCA</sub> - 0.1 V	2.7 V	3 V		0.8	V
			3 V	3.6 V		0.8	
			3.6 V	5.5 V		0.8	
V <sub>ILB</sub>	Low-level input voltage	V <sub>O</sub> ≤ 0.1 V, V <sub>O</sub> ≥ V <sub>CCB</sub> - 0.1 V	2.7 V	3 V		0.8	V
			3 V	3.6 V		0.8	
			3.6 V	5.5 V		1.65	
V <sub>IA</sub>	Input voltage			0		V <sub>CCA</sub>	V
V <sub>IB</sub>	Input voltage			0		V <sub>CCB</sub>	V
V <sub>OA</sub>	Output voltage			0		V <sub>CCA</sub>	V
V <sub>OB</sub>	Output voltage			0		V <sub>CCB</sub>	V
I <sub>OHA</sub>	High-level output current		2.7 V	3 V		-12	mA
			3.3 V	3 V		-24	
I <sub>OHB</sub>	High-level output current		3.3 V	2.7 V		-12	mA
			3.3 V	3 V		-24	
I <sub>OLA</sub>	Low-level output current		2.7 V	3 V		12	mA
			3.3 V	3 V		24	
I <sub>OLB</sub>	Low-level output current		3.3 V	2.7 V		12	mA
			3.3 V	3 V		24	
Δt/Δv	Input transition rise or fall rate			0		10	ns/V
T <sub>A</sub>	Operating free-air temperature			-40		85	°C

NOTE 4: Unused pins (input or I/O) must be held high or low to prevent them from floating.

PRODUCT PREVIEW

**SN74LVCC3245**  
**OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE**  
**AND 3-STATE OUTPUTS**

SCAS586A – NOVEMBER 1986 – REVISED JANUARY 1987

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
V <sub>OHA</sub>		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	2.99		V
		I <sub>OH</sub> = -12 mA	3 V	3 V	2.46	2.85		
			2.7 V	3 V	2.2	2.5		
		I <sub>OH</sub> = -24 mA	3 V	3 V	2.25	2.65		
			2.7 V	4.5 V	2	2.3		
V <sub>OHB</sub>		I <sub>OH</sub> = -100 μA	3 V	3 V	2.9	2.99		V
		I <sub>OH</sub> = -12 mA	2.7 V	3 V	2.46	2.85		
			3 V	3 V	2.25	2.65		
		I <sub>OH</sub> = -24 mA	2.7 V	4.5 V	3.26	4.25		
V <sub>OLA</sub>		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	V
		I <sub>OL</sub> = 12 mA	2.7 V	3 V		0.11	0.44	
			3 V	3 V		0.21	0.44	
		I <sub>OL</sub> = 24 mA	2.7 V	4.5 V		0.22	0.5	
V <sub>OLB</sub>		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	V
		I <sub>OL</sub> = 24 mA	3 V	3 V		0.21	0.44	
					4.5 V		0.18	0.44
I <sub>I</sub>	Control pins	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.6 V	3.6 V	±0.1	±1		μA
				5.5 V	±0.1	±1		
I <sub>OZ</sub> †	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	3.6 V	3.6 V	±0.5	±5		μA
I <sub>CCA</sub>	B to A	A <sub>n</sub> = V <sub>CCA</sub> or GND	3.6 V	Open		5	50	μA
		B <sub>n</sub> = V <sub>CCB</sub> or GND	3.6 V	3.6 V		5	50	
					5.5 V		5	50
I <sub>CCB</sub>	A to B	A <sub>n</sub> = V <sub>CCA</sub> or GND	3.6 V	3.6 V		5	50	μA
				5.5 V		8	80	
ΔI <sub>CCA</sub> ‡	A port	V <sub>I</sub> = V <sub>CCA</sub> - 0.6 V, Other inputs at V <sub>CCA</sub> or GND, OE at GND and DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	mA
	OE	V <sub>I</sub> = V <sub>CCA</sub> - 0.6 V, Other inputs at V <sub>CCA</sub> or GND, DIR at V <sub>CCA</sub> or GND	3.6 V	3.6 V		0.35	0.5	
	DIR	V <sub>I</sub> = V <sub>CCA</sub> - 0.6 V, Other inputs at V <sub>CCA</sub> or GND, OE at V <sub>CCA</sub> or GND	3.6 V	3.6 V		0.35	0.5	
ΔI <sub>CCB</sub> ‡	B port	V <sub>I</sub> = V <sub>CCB</sub> - 2.1 V, Other inputs at V <sub>CCB</sub> or GND, OE at GND and DIR at V <sub>CCB</sub>	3.6 V	5.5 V		1	1.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open				pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CCA</sub> or GND	3.3 V	5 V				pF
C <sub>pd</sub>	A to B		3.3 V	5 V				pF
	B to A							

† For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CCB</sub>.

**PRODUCT PREVIEW**



# SN74LVCC3245 OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ , $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ , $V_{CCB} = 3\text{ V TO } 3.6\text{ V}$			UNIT
			MIN	TYP†	MAX	MIN	TYP‡	MAX	
$t_{PHL}$	A	B	1	4.8	8.5	1	5.5	9	ns
$t_{PLH}$			1	3.9	7	1	5.2	8.5	
$t_{PHL}$	B	A	1	3.8	7	1	4.4	7.5	ns
$t_{PLH}$			1	4.3	8	1	5.1	8	
$t_{PZL}$	$\overline{OE}$	A	1	5.9	10	1	6.4	10.5	ns
$t_{PZH}$			1	5.4	9.5	1	5.8	9.5	
$t_{PZL}$	$\overline{OE}$	B	1	4.7	8.5	1	6	9.5	ns
$t_{PZH}$			1	4.8	9	1	6.1	10	
$t_{PLZ}$	$\overline{OE}$	A	1	3.1	7	1	3.4	7	ns
$t_{PHZ}$			1	4.6	10	1	5.2	10	
$t_{PLZ}$	$\overline{OE}$	B	1	3.8	8	1	4.5	8.5	ns
$t_{PHZ}$			1	4	8.5	1	6.3	10	
$t_{sk(o)}^{\S}$	Data or output	Output	1	1.5		1	1.5	ns	

† Typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V}$ , and  $V_{CCB} = 5\text{ V}$ .

‡ Typical values are at  $T_A = 25^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V}$ , and  $V_{CCB} = 3.3\text{ V}$ .


§ Skew is the difference in the propagation delay of any two outputs of the same device. This parameter is ensured by design.

PRODUCT PREVIEW

**SN74LVCC3245**  
**OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE**  
**AND 3-STATE OUTPUTS**


SCAS585A - NOVEMBER 1996 - REVISED JANUARY 1997

**PARAMETER MEASUREMENT INFORMATION FOR B PORT (SEE NOTE E)**




**LOAD CIRCUIT**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	Open



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E. This is to test the B port, with  $V_{CCA} = 3.6$  V and  $V_{CCB} = 5.5$  V.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**




# SN74LVCC3245




## OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585A – NOVEMBER 1996 – REVISED JANUARY 1997

### PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT (SEE NOTE E)



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E. This is to test the A and B ports, with  $V_{CCA} = 3.6$  V and  $V_{CCB} = 3.6$  V.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW