

Octal D-Type Flip-Flop with 3-State Output**TC74HCT374 Non-Inverting**

The TC74HCT374A is a high speed CMOS OCTAL FLIP-FLOPs with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Its inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


This 8-bit D-type flip-flop is controlled by a clock input (CK) and a output enable input (\overline{OE}).

The TC74HC373A has non-inverting outputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $f_{MAX} = 41\text{MHz}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- Compatible with TTL outputs: $V_{IH} = 2\text{V}(\text{Min.})$
 $V_{IL} = 0.8\text{V}(\text{Max.})$
- Wide Interfacing Ability: LSTTL, NMOS, CMOS
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $I_{OHL} = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{PLH} = t_{PHL}$
- Pin and Function Compatible with 74LS374



TC74HCT374A



Pin Assignment


Truth Table

Inputs			Outputs
\overline{OE}	CK	D	$Q(T374A)$
H	X	X	Z
L	—	X	Q_n
L	—	L	L
L	—	H	H

X: Don't Care


Z: High Impedance

Q_n ($Q\bar{n}$): No Change



IEC Logic Symbol

TC74HCT374A



Logic Diagram

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 75	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW/}^{\circ}\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{OPR}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	V_{CC}	Ta = 25°C			Ta = -40 ~ 85°C		Unit	
				Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V_{IH}	—	4.5 ↓ 5.5	2.0	—	—	2.0	—	V	
Low-Level Input Voltage	V_{IL}	—	4.5 ↓ 5.5	—	—	0.8	—	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	4.5	4.4	4.5	—	4.4	—	V
			$I_{OH} = -6\text{ mA}$	4.5	4.18	4.31	—	4.13	—	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	4.5	—	0.0	0.1	—	0.1	V
			$I_{OL} = 6\text{ mA}$	4.5	—	0.17	0.26	—	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	5.5	—	—	± 0.5	—	± 0.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	± 0.1	—	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	—	—	4.0	—	40.0	μA	
	ΔI_{CC}	Per Input: $V_{IN} = 0.5\text{V}$ or 2.4V Other Input: V_{CC} or GND	5.5	—	—	2.0	—	2.9	mA	

Timing Requirements (Input $t_c = t_i = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Unit	
			V _{cc}	Typ.	Limit		
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$	—	4.5 5.5	— —	15 14	ns	ns
Minimum Setup Time (Dn)	t_s	—	4.5 5.5	— —	15 14		
Minimum Hold Time (Dn)	t_h	—	4.5 5.5	— —	0 0		
Clock Frequency	f	—	4.5 5.5	— —	31 37	MHz	MHz

AC Electrical Characteristics ($C_L = 50\text{pF}$, Input $t_c = t_i = 6\text{ns}$)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			CL	V _{cc}	Min.	Typ.	Max.	
Output Transition Time	t_{TLH} t_{THL}	—	50	4.5 5.5	— —	7 6	12 11	ns
Propagation Delay Time (CK-Q, Q)	t_{PLH} t_{PDL}	—		4.5 5.5	— —	20 17	30 25	
Output Enable time	t_{PZL} t_{PZH}	$R_L = 1\text{k}\Omega$		4.5 5.5	— —	25 22	38 33	
Output Disable time	t_{PLZ} t_{PHZ}	50	4.5 5.5	— —	17 14	30 25	ns	
Maximum Clock Frequency	F _{MAX}		—	4.5 5.5	31 37	50 59		— —
Input Capacitance	C _{IN}	—	—	—	—	5	10	—
Output Capacitance	C _{OUT}	—	—	—	—	10	—	—
Power Dissipation Capacitance	C _{PD(1)}	—	—	—	—	48	—	—

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per bit})$$

And the total C_{PD} when n pcs. of Flip-Flop operate can be gained by the following equation:

$$C_{PD(\text{total})} = 30 + 18 \cdot n$$