

NATL SEMICOND (LINEAR)

T-79-15

LH0032 Ultra Fast FET-Input Operational Amplifier

General Description


The LH0032 is a high slew rate, high input impedance differential operational amplifier suitable for diverse applications in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability particularly suit it for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.

The LH0032's wide bandwidth, high input impedance and high output capacity make it an ideal choice for applications such as summing amplifiers in high speed D to A converters, buffers in data acquisition systems and sample and hold circuits. Additional applications include high speed integrators and video amplifiers. The LH0032 is guaranteed for operation over the temperature range -55°C to $+125^{\circ}\text{C}$, the LH0032C is guaranteed for -25°C to $+85^{\circ}\text{C}$.

Features

- 500 V/µs slew rate
- 70 MHz bandwidth
- $10^{12}\Omega$ input impedance
- As low as 2 mV max input offset voltage
- FET input
- Peak output current to 100 mA

Schematic



TL/K/5265--1

Absolute Maximum Ratings (Note 9)

Supply Voltage, V_S
Input Voltage, V_{IN}

± 18V ± V_S

Differential Input Voltage Power Dissipation, PD

±30V or ±2V_S (Note 10)

Steady State Output Current Storage Temperature Range

Lead Temp. (Soldering, 10 seconds)

± 100 mA -65°C to +150°C 300°C **Operating Ratings**

Temperature Range, T_A LH0032G

LH0032G LH0032CG -55°C to +125°C -25°C to +85°C

Junction Temperature, T_J

LH0032G

Thermal Resistance (Note 8) θ_{JA} G Package

θ_{JA} G Package θ_{JC} G Package +175°C 100°C/W 70°C/W

DC Electrical Characteristics $V_S = \pm 15V$, $T_{MIN} \le T_A \le T_{MAX}$ unless otherwise noted (Note 2) ($T_A = T_J$)

Symbol	Parameter	Test Conditions		LH0032			LH0032C			Units
				Min	Тур	Max	Min	Тур	Max	Ullits
Vos	Input Offset Voltage		T _A =T _J =25°C (Note 3)		2	5 10		2	15 20	m∨
ΔV _{OS} / ΔΤ	Average Offset Voltage Drift		(Note 4)		15	50		15	50	μ٧/°(
los	Input Offset Current	V _{IN} = 0	T _J =25°C (Note 3) T _A =25°C (Note 5)			25 250 25			50 500 5	pA pA nA
I _B	Input Bias Current		T _J =25°C (Note 3) T _A =25°C (Note 5)			100 1 50			500 5 15	pA nA nA
*VINCM	Input Voltage Range			±10	±12		±10	±12		٧
CMRR	Common Mode Rejection Ratio	$\Delta V_{IN} = \pm 10V$		50	60		50	60		dB
Avol	Open-Loop Voltage Gain	$V_O = \pm 10V$, f = 1 kHz $R_L = 1 \text{ k}\Omega$ (Note 6)	T _J =25°C	60	70		60	70		dB
				57			57			
V _O	Output Voltage Swing	$R_L = 1 k\Omega$		±10	± 13.5		±10	±13		٧
Is	Power Supply Current	T _A =25°C, I _O =0 (Note 5)			18	20		20	22	mA
PSRR	Power Supply Rejection Ratio	ΔV _S =10V (±5 to ±15V)		50	60		50	60		dB

^{*}Guaranteed by CMRR test condition.

NATL SEMICOND (LINEAR)

AC Electrical Characteristics $V_S=\pm 15V,\, R_L=1k\Omega,\, T_J=25^{\circ}C$ (Note 7)

Symbol	Parameter	Con	Min	Тур	Max	Units	
S _R	Slew Rate	A _V = +1		350	500		V/μs
t _s	Settling Time to 1% of Final Value	$A_{V} = -1,$	$\Delta V_{IN} = 20V$		100		ns
ts	Settling Time to 0.1% of Final Value] ^v - ',	1 1 1 1 2 2 3 1		300		ns
t _R	Small Signal Rise Time	$A_{V} = +1, \Delta V_{IN} = 1V$			8	20	
t _D	Small Signal Delay Time				10	25	

Note 1: In order to limit maximum junction temperature to +175°C, it may be necessary to operate with VS < ±15V when T_A or T_C exceeds specific values depending on the P_D within the device package. Total P_D is the sum of quiescent and load-related dissipation. See applications notes AN-277, "Applications of Wide-Band Buffer Amplifiers" and AN-253, "High-Speed Operational-Amplifier Applications" for a discussion of load-related power dissipation.

Note 2: LH0032G is 100% production tested as specified at 25°C, 125°C, and -55°C. LH0032CG is 100% production tested at 25°C only. Specifications at temperature extremes are verified by sample testing, but these limits are not used to calculate outgoing quality level.

Note 3: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at T_J = 25 C. When supply voltages are ± 15V, no-load operating junction temperature may rise 40–60°C above ambient, and more under load conditions. Accordingly, V_{OS} may change one to several mV, and I_B and I_{OS} will change significantly during warm-up. Refer to I_B and I_{OS} vs. temperature graph for expected values.

Note 4: LH0032G is 100% production tested for this parameter, LH0032CG is sample tested only. Limits are not used to calculate outgoing quality levels. ΔV_{OS}/
ΔT is the average value calculated from measurements at 25°C and T_{MAX}.

Note 5: Measured in still air 7 minutes after application of power. Guaranteed thru correlated automatic pulse testing.

Note 6: Guaranteed thru correlated automatic pulse testing at $T_J=25^{\circ}C$.

Note 7: Not 100% production tested; verified by sample testing only. Limits are not used to calculate outgoing quality level.

Note 8: For operating at elevated temperatures, the device must be derated based on the thermal resistance $\theta_{\rm JA}$ and $T_{\rm J}$ max. $T_{\rm J} = T_{\rm A} + P_{\rm D}\theta_{\rm JA}$.


Note 9: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 10: The maximum power dissipation is a function of maximum junction temperature T_J max, total thermal resistance θ_{JA} , and ambient temperature T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_J \max_J T_A)/\theta_{JA}$.

Note 11: See RETS0032X for LH0032G military specifications.

Connection Diagram


NATL SEMICOND (LINEAR)





TL/K/5265-23


Order Number LH0032G, LH0032G/883 or LH0032CG See NS Package Number G12B


Typical Performance Characteristics





























NATL SEMICOND (LINEAR)


*Noise voltage includes contribution from source resistance.


TL/K/5265-2

Auxiliary Circuits

NATL SEMICOND (LINEAR)


Offset Null OUTPUT






TL/K/5265-16


Typical Applications






TL/K/5265-17

10X Buffer Amplifier




TL/K/5265-18

100X Buffer Amplifier



TL/K/5265-19


Non-Compensated Unity Gain Inverter




Typical Applications (Continued)

NATL SEMICOND (LINEAR)

High Speed Sample and Hold





Applications Information

POWER SUPPLY DECOUPLING

The LH0032/LH0032A, like most high speed circuits, is sensitive to layout and stray capacitance. Power supplies should be by passed as near to pins 10 and 12 as practicable with low inductance capacitors such as 0.01 μF disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

INPUT CURRENT

Because the input devices are FETs, the input bias current may be expected to double for each 11°C junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power thus raising the FET junction temperature 40-60°C above freeair ambient temperature when supplies are \pm 15V. The de-

Applications Information (Continued)

vice temperature will stabilize within 5-10 minutes after application of power, and the input bias currents measured at that time will be indicative of normal operating currents. An additional rise would occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalanche-like increase in gate current as the FET gateto-drain voltage is increased above a critical value depending on FET geometry and doping levels. This effect will be noted as the input voltage of the LH0032 is taken below ground potential when the supplies are ± 15 V. All of the effects described here may be minimized by operating the device with $V_S \le \pm 15V$.

These effects are indicated in the typical performance curves.

INPUT CAPACITANCE

The input capacitance to the LH0032/LH0032C is typically 5pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is

NATL SEMICOND (LINEAR)

strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a picofarad.

HEAT SINKING

While the LH0032/LH0032A is specified for operation without any explicit heat sink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

For additional applications information request Application Note AN-253.