

# DM54L78/DM74L78 Dual Master-Slave J-K Flip-Flops with Preset, Common Clear, Common Clock, and Complementary Outputs

#### **General Description**

This device contains two master-slave J-K flip-flops with complementary outputs. The J-K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive going transition of the clock the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative going transition of the clock the data from the master is transferred to the slave. The data on the J and K inputs must not be allowed to change while the clock is high. The data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.


#### **Absolute Maximum Ratings (Note 1)**

Supply Voltage 8V
Input Voltage 5.5V.
Storage Temperature Range - 65 °C to 150 °C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Connection Diagram**

#### **Dual-In-Line Package**



DM54L78 (J) DM74L78 (N)

#### **Function Table**

Inputs					Outputs		
PR	CLR	CLK	j	К	Q	ā	
L	н	Х	Х	Х	Н	L	
н	l L	X	Х	X	L	н	
L	L	Х	Х	x	H*	н•	
Н	н	-T-	L	L	Qo	$\bar{\mathbf{Q}}_{\mathbf{O}}$	
H	н		Η.	L	н	L	
Н	н	7.	L	н	L	Н	
Н	н		Н	н	Toggle		

H = High Logic Level

X = Either Low or High Logic Level

L = Low Logic Level

\_\_ = Positive pulse. J-K inputs must be held constant while the clock is high. Data is transferred to the output on the falling edge of the clock.

\* = This configuration is nonstable; that is, it will not persist when the clear and/or preset inputs return to their inactive (high) level.

 $\mathbf{Q}_{O}\!=\!\mathsf{The}$  level of Q before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

## **Recommended Operating Conditions**

Sym	Parameter			DM54L78			DM74L78		
			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Input Voltage		2			2			٧
VIL	Low Level .	Clock			0.6			0.6	٧
	Input Voltage	Others			0.7			0.7	
Гон	High Level Output Current				- 0.2			-0.2	mA
JOL	Low Level Output Current				2			3.6	mA
f <sub>CLK</sub>	Clock Frequency		0		6	0		6	MHz
tw	Pulse Width	Clock High	100			100			ns
		Clock Low	100			100			
		Preset Low	100			100			
		Clear Low	100			100			
t <sub>SU</sub>	Input Setup Time (Note 1)		of			ot			ns
t <sub>H</sub>	Input Hold Time (No	ote 1)	οţ			οţ			ns
TA	Free Air Operating Temperature	-	<b>–</b> 55		125	0		70	°C

Note 1:The symbols (1, 1) indicate the edge of the clock pulse used for reference: 1 for rising edge, 1 for falling edge.

## Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions  V <sub>CC</sub> = Min, I <sub>OH</sub> = Max  V <sub>IL</sub> = Max, V <sub>IH</sub> = Min		Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	High Level Output Voltage			2.4	3.3		٧
V <sub>OL</sub>	Low Level Output	V <sub>CC</sub> = Min	DM54		0.15	0.3	
	Voltage	I <sub>OL</sub> = Max V <sub>IL</sub> = Max V <sub>IH</sub> = Min	DM74		0.2	0.4	٧
I	Input Current@Max	V <sub>CC</sub> = Max V <sub>1</sub> = 5.5V	J, K			100	mA
	Input Voltage		Clear			400	
			Preset			200	
			Clock			400	
l <sub>IH</sub>	I <sub>IH</sub> High Level Input Current	$V_{CC} = Max$ $V_1 = 2.4V$	J, K			10	μΑ
			Clear			40	
			Preset			20	
			Clock			- 400	

#### **Electrical Characteristics** (Continued)

over recommended operating free air temperature (unless otherwise noted)

Sym	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
IIL Low Level Input	V <sub>CC</sub> = Max	J, K			- 0.18	mA	
	Current	$V_1 = 0.4V$	Clear			- 0.72	
			Preset			- 0.36	
			Clock			0.72	
los	Short Circuit	V <sub>CC</sub> = Max	DM54	- 3		15	mA
*	Output Current		DM74	-3		<b>–</b> 15	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 2)			1.5	2.88	mA

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: With all outputs open, ICC is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

## Switching Characteristics at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C (See Section 1 for Test Waveforms and Output Load)

Parameter	From (Input) To		Units		
	(Output)	Min	Тур	Max	
f <sub>MAX</sub> Maximum Clock Frequency		6	11		MHz
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Preset to Q		35	75	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Preset to Q		60	150	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clear to Q		35	75	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clear to Q		60	150	ns
t <sub>PLH</sub> Propagation Delay Time Low to High Level Output	Clock to Q or Q	10	35	75	ns
t <sub>PHL</sub> Propagation Delay Time High to Low Level Output	Clock to Q or Q	10	60	150	ns