

Am2919

Quad Register with Dual Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Four D-type flip-flops
- Two sets of three-state outputs
- Polarity control on one set of outputs
- Buffered common clock enable
- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


GENERAL DESCRIPTION

The Am2919 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (\overline{OE}) input is LOW. When the appropriate \overline{OE} input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs—W and Y—are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am2919 is packaged in a space-saving (0.3-inch row spacing) 20-pin package.


BLOCK DIAGRAM



RELATED PRODUCTS

Part No.	Description
Am25LS2519	Quad Register
Am25LS2518	Quad D Register

CONNECTION DIAGRAM Top View




*F-20 pin configuration identical to D-20, P-20.


Note: Pin 1 is marked for orientation

5

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations	
Am2912	PC DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB XC, XM

Valid Combinations
Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION


Pin No.	Name	I/O	Description
1, 4, 13, 16	D_i	I	Any of the four D flip-flop data lines.
17	\bar{E}	I	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	CP	I	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	$\overline{OE-W}$, $\overline{OE-Y}$	I	Output Enable. When OE is LOW, the register is enabled to the output. When HIGH, the output is in the high-impedance state. The $\overline{OE-W}$ controls the W set of outputs, and $\overline{OE-Y}$ controls the Y set.
3, 6, 11, 14	Y_i	O	Any of the four non-inverting three-state output lines.
2, 5, 12, 15	W_i	O	Any of the four three-state outputs with polarity control.
18	POL	I	Polarity Control. The W_i outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	\overline{CLR}	I	Asynchronous Clear. When \overline{CLR} is LOW, the internal Q flip-flops are reset to LOW.

GUARANTEED LOADING RULES OVER OPERATING RANGE (in Unit Loads)

A Low-Power Schottky TTL Unit Load is defined as $20\mu\text{A}$ measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.

Pin No.'s	Input/Output	Input Load	Output HIGH		Output LOW	
			MIL	COM'L	MIL	COM'L
1	D_0	1.0	-	-	-	-
2	W_0	-	50	130	33	33
3	Y_0	-	50	130	33	33
4	D_1	1.0	-	-	-	-
5	W_1	-	50	130	33	33
6	Y_1	-	50	130	33	33
7	$\overline{OE-W}$	1.0	-	-	-	-
8	$\overline{OE-Y}$	1.0	-	-	-	-
9	CP	1.0	-	-	-	-
10	GND	-	-	-	-	-
11	Y_2	-	50	130	33	33
12	W_2	-	50	130	33	33
13	D_2	1.0	-	-	-	-
14	Y_3	-	50	130	33	33
15	W_3	-	50	130	33	33
16	D_3	1.0	-	-	-	-
17	\bar{E}	1.0	-	-	-	-
18	POL	1.0	-	-	-	-
19	\overline{CLR}	1.0	-	-	-	-
20	V_{CC}	-	-	-	-	-

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000090

Note: Actual current flow direction shown.


FUNCTION TABLE

Function	Inputs							Internal	Outputs	
	CP	D ₁	E	CLR	POL	OE-W	OE-Y	Q	W _i	Y _i
Output Three-State Control	X	X	X	X	X	H	L	NC	Z	Enabled
	X	X	X	X	X	L	H	NC	Enabled	Z
	X	X	X	X	X	H	H	NC	Z	Enabled
	X	X	X	X	X	L	L	NC	Enabled	Z
W _i Polarity	X	X	X	X	L	L	L	NC	Non-Inverting	Non-Inverting
	X	X	X	X	H	L	L	NC	Inverting	Non-Inverting
Asynchronous Clear	X	X	X	L	L	L	L	L	L	L
	X	X	X	L	H	L	L	L	H	L
Clock Enabled	↑	X	H	H	X	X	X	NC	NC	NC
	↑	L	L	H	L	L	L	L	L	L
	↑	L	L	H	H	L	L	L	H	L
	↑	H	L	H	L	L	L	H	H	H
	↑	H	L	H	H	L	L	H	H	H

L = LOW
H = HIGH
Z = High Impedance
NC = No Change
X = Don't Care
↑ = LOW-to-HIGH Transition

5

APPLICATION



AF001850

The Am2919 provides for easy control of the selection of source and destination register addresses for the Am2901. These controls can emanate from both the instruction register and the pipeline register. The control is accomplished by three-state action at the Am2919 outputs. Four different register outputs can be selected by the B address which is the destination register in the Am2901. Two registers can be selected for the Am2901 A input which is a second RAM source.

The other pair of three-state outputs can be used for function control select as shown with the Am2921. Here, bit set, bit clear, bit toggle and bit test on any of the 16 bits can be performed.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
(Ambient) Temperature Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	
Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs For	
High Output State	-0.5V to +V _{CC} max
DC Input Voltage	-0.5V to +7.0V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V

Military (M) Devices

Temperature	-55°C to +125°C
Supply Voltage	+4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V _{OH}	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _H or V _L	MIL, I _{OH} = -1.0mA	2.4	3.4		Volts
			COM'L, I _{OH} = -2.6mA	2.4	3.4		
V _{OL}	Output LOW Voltage	V _{CC} = MIN, V _{IN} = V _H or V _L	I _{OL} = 4.0mA			0.4	Volts
			I _{OL} = 8.0mA			0.45	
			I _{OL} = 12mA			0.5	
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V _L	Input LOW Level	Guaranteed input logical LOW voltage for all inputs		MIL		0.7	Volts
				COM'L		0.8	
V _I	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.5	Volts
I _L	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V				-0.36	mA
I _H	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				20	μA
I _I	Input HIGH Current	V _{CC} = MAX, V _{IN} = 7.0V				0.1	mA
I _O	Off-State (High-Impedance) Output Current	V _{CC} = MAX		V _O = 0.4V		-20	μA
				V _O = 2.4V		20	
I _{SC}	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-15		-85	mA
I _{CC}	Power Supply Current (Note 4)	V _{CC} = MAX		MIL	24	36	mA
				COM'L	24	39	

- Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 4. Inputs grounded; outputs open.

SWITCHING CHARACTERISTICS ($T_A = +25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$)

Parameters	Description	Test Conditions	Min	Typ	Max	Units
t_{PHL}	Clock to Y_i	$C_L = 15\text{pF}$ $R_L = 2.0\text{k}\Omega$		22	33	ns
t_{PHL}				20	30	
t_{PLH}	Clock to W_i (Either Polarity)			24	36	ns
t_{PHL}				24	36	
t_{PHL}	Clear to Y_i			29	43	ns
t_{PLH}	Clear to W_i			25	37	ns
t_{PHL}				30	45	
t_{PLH}	Polarity to W_i			23	34	ns
t_{PHL}				25	37	
t_{pw}	Clear			18		ns
t_{pw}	Clock Pulse Width		LOW	15		ns
			HIGH	18		
t_s	Data		15		ns	
t_h	Data		5		ns	
t_s	Data Enable		20		ns	
t_h	Data Enable		0		ns	
t_s	Set-up Time, Clear Recovery (Inactive) to Clock		20	15	ns	
t_{ZH}	Output Enable to W or Y			11	17	ns
t_{ZL}				13	20	
t_{HZ}	Output Enable to W or Y	$C_L = 5.0\text{pF}$ $R_L = 2.0\text{k}\Omega$		13	20	ns
t_{LZ}				11	17	
f_{max}	Maximum Clock Frequency (Note 1)	$C_L = 15\text{pF}$ $R_L = 2.0\text{k}\Omega$	35	45		MHz

Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*							
Parameters	Description	Test Conditions	Commercial		Military		Units
			Am2919		Am2919		
			Min	Max	Min	Max	
t _{PLH}	Clock to Y _i	C _L = 50pF R _L = 2.0kΩ		39		42	ns
t _{PHL}				39		45	
t _{PLH}	Clock to W _i (Either Polarity)			41		43	ns
t _{PHL}				44		48	
t _{PHL}	Clear to Y _i			52		58	ns
t _{PLH}	Clear to W _i			42		43	ns
t _{PHL}				51		53	
t _{PLH}	Polarity to W _i			41		45	ns
t _{PHL}				42		44	
t _{pw}	Clear			20		20	ns
t _{pw}	Clock		LOW	20		20	ns
			HIGH	20		20	
t _s	Data			15		15	ns
t _h	Data			10		10	ns
t _s	Data Enable			25		25	ns
t _h	Data Enable			0		0	ns
t _s	Set-up Time, Clear Recovery (Inactive) to Clock		23		24	ns	
t _{ZH}	Output Enable to W _i or Y _i			24		27	ns
t _{ZL}				29		35	
t _{HZ}	Output Enable to W _i or Y _i	C _L = 5.0pF R _L = 2.0kΩ		33		45	ns
t _{LZ}				22		26	
f _{max}	Maximum Clock Frequency (Note 1)	C _L = 50pF R _L = 2.0kΩ	30		25		MHz

*Switching Characteristics' performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.