



Integrated Device Technology, Inc.

# 3.3V CMOS QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

## IDT74LVC258A ADVANCE INFORMATION

### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP, 0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of -40°C to +85°C
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

### Drive Features for LVC258A:

- High Output Drivers: ±24mA
- Reduced system switching noise

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:


The LVC258A device is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable ( $\overline{OE}$ ) input is at a high logic level.

The LVC258A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**EXTENDED COMMERCIAL TEMPERATURE RANGE**

**JANUARY 1999**

## PIN CONFIGURATION



SOIC, SSOP, TSSOP, QSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
VTERM(3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
TSTG	Storage Temperature	- 65 to +150	°C
I <sub>OUT</sub>	DC Output Current	- 50 to +50	mA
I <sub>IK</sub> I <sub>OK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>O</sub> < 0	- 50	mA
I <sub>CC</sub> I <sub>SS</sub>	Continuous Current through each V <sub>CC</sub> or GND	±100	mA

LVC QUAD Link

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>CC</sub> terminals.
- All terminals except V<sub>CC</sub>.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	6.5	8	pF

LVC QUAD Link

### NOTE:

- As applicable to the device type.

## PIN DESCRIPTION

Pin Names	Description
$\overline{A/B}$	Select Input
$\overline{OE}$	Output-enable Input (Active LOW)
xA, xB	Data Inputs
xY	3-State Data Outputs

## FUNCTION TABLE (1)

Inputs				Output
$\overline{OE}$	$\overline{A/B}$	xA	xB	xY
H	X	X	X	Z
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

### NOTE:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub> I <sub>IL</sub>	Input Leakage Current	VCC = 3.6V	V <sub>I</sub> = 0 to 5.5V	—	—	±5	μA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V <sub>O</sub> = 0 to 5.5V	—	—	±10	μA
I <sub>OFF</sub>	Input/Output Power Off Leakage	VCC = 0V, V <sub>IN</sub> or V <sub>O</sub> ≤ 5.5V		—	—	±50	μA
V <sub>IK</sub>	Clamp Diode Voltage	VCC = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CC3</sub>	Quiescent Power Supply Current	VCC = 3.6V	V <sub>IN</sub> = GND or VCC	—	—	10	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at VCC - 0.6V other inputs at VCC or GND		—	—	500	μA

LVC QUAD Link

**NOTE:**

1. Typical values are at VCC = 3.3V, +25°C ambient.

**OUTPUT DRIVE CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	I <sub>OH</sub> = -0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	I <sub>OH</sub> = -6mA	2	—	
		VCC = 2.3V	I <sub>OH</sub> = -12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3.0V		2.4	—	
		VCC = 3.0V	I <sub>OH</sub> = -24mA	2.2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		VCC = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		VCC = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		VCC = 3.0V	I <sub>OL</sub> = 24mA	—	0.55	

LVC QUAD Link

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = -40°C to +85°C.

**OPERATING CHARACTERISTICS,  $T_A = 25^\circ\text{C}$**

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance	CL = 0pF, f = 10Mhz	—	15.5	pF

**SWITCHING CHARACTERISTICS <sup>(1)</sup>**

Symbol	Parameter	Vcc = 1.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tPH tPHL	Propagation Delay xA or xB to xY	1	11	—	5.4	1	4.6	ns
tPLH tPHL	Propagation Delay $\bar{A}/\bar{B}$ to xY	1	12	—	7.5	1	6.4	ns
tPZH tPZL	Output Enable Time $\overline{OE}$ to xY	1	11	—	6.7	1	5.6	ns
tPHZ tPLZ	Output Disable Time $\overline{OE}$ to xY	1	10	—	4.7	1	4.3	ns
tsk(o)	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps

**NOTES:**

1. See test circuits and waveforms.  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .
2. Skew between any two outputs of the same package and switching in the same direction.


## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	V <sub>CC</sub> <sup>(1)</sup> = 2.5V ±0.2V	V <sub>CC</sub> <sup>(2)</sup> = 3.3V ±0.3V & 2.7V	Unit
V <sub>LOAD</sub>	2 x V <sub>CC</sub>	6	V
V <sub>IH</sub>	V <sub>CC</sub>	2.7	V
V <sub>T</sub>	V <sub>CC</sub> / 2	1.5	V
V <sub>LZ</sub>	150	300	mV
V <sub>HZ</sub>	150	300	mV
CL	30	50	pF


LVC QUAD Link

### PROPAGATION DELAY



LVC QUAD Link

### TEST CIRCUITS FOR ALL OUTPUTS



LVC QUAD Link

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other tests	Open

LVC QUAD Link

### OUTPUT SKEW - t<sub>SK</sub>(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC QUAD Link

#### NOTES:

1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### ENABLE AND DISABLE TIMES




LVC QUAD Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD AND RELEASE TIMES



LVC QUAD Link

### PULSE WIDTH



LVC QUAD Link

## ORDERING INFORMATION

IDT	XX	LVC	XXXX	XX	
Temp. Range			Device Type	Package	
				Q	Quarter Size Outline Package (SO16-7)
				DC	Small Outline IC (SO16-8)
				PY	Shrink Small Outline Package (SO16-9)
				PG	Thin Shrink Small Outline Package (SO16-10)
			258A		Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Outputs, $\pm 24\text{mA}$
			74		$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$