

# SN54ACT32, SN74ACT32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS530A – AUGUST 1995 – REVISED MAY 1996

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

## description


The 'ACT32 are quadruple 2-input positive-OR gates. The devices perform the Boolean function  $Y = A + B$  or  $Y = \overline{A} \bullet \overline{B}$  in positive logic.

The SN54ACT32 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ACT32 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE  
(EACH GATE)**

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L


## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, N, PW, and W packages.

**SN54ACT32 . . . J OR W PACKAGE  
SN74ACT32 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)**



**SN54ACT32 . . . FK PACKAGE  
(TOP VIEW)**



NC – No internal connection

## logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

# SN54ACT32, SN74ACT32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS530A – AUGUST 1995 – REVISED MAY 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V	
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to $V_{CC}$ + 0.5 V	
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC}$ + 0.5 V	
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....	$\pm 20$ mA	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 20$ mA	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA	
Continuous current through $V_{CC}$ or GND .....	$\pm 200$ mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W	
	DB package .....	0.5 W
	N package .....	1.1 W
	PW package .....	0.5 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

## recommended operating conditions (see Note 3)

		SN54ACT32		SN74ACT32		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–24	mA
$I_{OL}$	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	8	0	8	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

SN54ACT32, SN74ACT32  
QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS530A – AUGUST 1995 – REVISED MAY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54ACT32		SN74ACT32		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 µA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.86			3.7		3.76		
		5.5 V	4.86			4.7		4.76		
	I <sub>OH</sub> = -50 mA†	5.5 V				3.86				
V <sub>OL</sub>	I <sub>OL</sub> = 50 µA	4.5 V	0.001	0.1		0.1		0.1		V
		5.5 V	0.001	0.1		0.1		0.1		
	I <sub>OL</sub> = 24 mA	5.5 V		0.36		0.5		0.44		
		5.5 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 50 mA‡	5.5 V				1.65				
I <sub>I</sub>	I <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1		±1	µA
	I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		2		40		20	µA
ΔI <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V		0.6		1.6		1.5		mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		2.6						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54ACT32		SN74ACT32		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	Y	1	6.5	9			1	10	ns
			1	6.5	9			1	10	

**operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 1 MHz	40 pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ACT32, SN74ACT32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS530A – AUGUST 1995 – REVISED MAY 1996

## PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#) | [MODELS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74ACT32, Quadruple 2-Input Positive-OR Gates

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN74ACT32
Voltage Nodes (V)	5
Output Level	CMOS
Static Current	0.02

### FEATURES

[▲ Back to Top](#)

- Inputs Are TTL-Voltage Compatible
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

EPIC is a trademark of Texas Instruments Incorporated.

### DESCRIPTION

[▲ Back to Top](#)

The 'ACT32 are quadruple 2-input positive-OR gates. The devices perform the Boolean function  $Y = A + B$  or  $Y = A \setminus \cdot$

$B \setminus$  in positive logic.

The SN54ACT32 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ACT32 is characterized for operation from -40°C to 85°C.

### TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74act32.pdf](#) (89 KB, Rev.A) (Updated: 05/01/1996)

### APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

### RELATED DOCUMENTS

[▲ Back to Top](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
  - [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
  - [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

Samples							<a href="#">Back to Top</a>
Orderable Device	Package Industry (TI)	Pins	Temp (°C)	Status	Product Content	Samples	
SN74ACT32D	SOP (D)	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>	
SN74ACT32DBR	SSOP (DB)	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>	
SN74ACT32N	PDIP (N)	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>	
SN74ACT32PWR	TSSOP (PW)	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>	

**PRICING/AVAILABILITY/PKG**

## **DEVICE INFORMATION**

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY   SUS</u>	<u>STD PACK QTY</u>
SN74ACT32D	ACTIVE	SOP (D)   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.20	50
SN74ACT32DBLE	OBSOLETE	SSOP (DB)   14	-40 TO 85	<a href="#">View Contents</a>	1KU	
SN74ACT32DBR	ACTIVE	SSOP (DB)   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.20	2000
SN74ACT32DR	ACTIVE	SOP (D)   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.20	2500
SN74ACT32N	ACTIVE	PDIP (N)   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.20	25
SN74ACT32NSR	ACTIVE	SOP (NS)   14		<a href="#">View Contents</a>	1KU   0.21	2000
SN74ACT32PWLE	OBSOLETE	TSSOP (PW)   14	-40 TO 85	<a href="#">View Contents</a>	1KU	
SN74ACT32PWR	ACTIVE	TSSOP (PW)   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.20	2000

 [Back to Top](#)

[Back to Top](#)

**TI INVENTORY STATUS  
AS OF 3:00 PM GMT, 26 Sep 200**

<u>IN STOCK</u>	<u>IN PROGRESS</u> QTY   DATE	<u>LEAD TIME</u>
<u>N/A*</u>	8450   03 Oct	8 WKS
<u>N/A*</u>		Not Available
<u>N/A*</u>	1031   23 Sep	8 WKS
	969   12 Nov	
<u>N/A*</u>	2346   02 Oct	8 WKS
	154   03 Oct	
<u>N/A*</u>	7   23 Sep	6 WKS
	>10k   02 Oct	
	>10k   08 Oct	
<u>N/A*</u>	1421   23 Sep	8 WKS
<u>N/A*</u>		Not Available
<u>N/A*</u>	1923   25 Sep	8 WKS

**REPORTED DISTRIBUTOR INVENTORY  
AS OF 3:00 PM GMT, 26 Sep 2002**

DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
<a href="#">Avnet</a>   AMERICA	> 1k	<b>BUY NOW</b>
<a href="#">DigiKey</a>   AMERICA	> 1k	<b>BUY NOW</b>
<a href="#">Avnet</a>   AMERICA	> 1k	<b>BUY NOW</b>
<a href="#">DigiKey</a>   AMERICA	> 1k	<b>BUY NOW</b>
<a href="#">Avnet</a>   AMERICA	253	<b>BUY NOW</b>

- [IBIS Model of SN74ACT32](#) (SCAM031, 78 KB - Updated: 09/05/2002)
- [IBIS Model of SN74ACT32](#) (SCAM031, 15 KB, ZIP - Updated: 09/05/2002)

**Table Data Updated on: 9/26/2002**

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)