SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018D - JUNE 1986 - REVISED MAY 1995

SUITABLE FOR IEEE STANDARD 488-1978 (GPIB)†


- 8-Channel Bidirectional Transceivers
- High-Speed Advanced Low-Power Schottky (ALS) Circuitry
- Low Power Dissipation:

SN55ALS160 . . . 56 mW Max Per Channel SN75ALS160 . . . 46 mW Max Per Channel


- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- **Receiver Hysteresis:** SN55ALS160 . . . 550 mV Typ SN75ALS160 . . . 650 mV Typ
- **Open-Collector Driver Output Option**
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)
- Power-Up/Power-Down Protection (Glitch Free)

description

The SN55ALS160 and SN75ALS160 eightchannel general-purpose interface bus transceivers are monolithic, high-speed, advanced low-power Schottky (ALS) devices designed for two-way data communications over single-ended transmission lines. They are designed to meet the requirements of IEEE Standard 488-1978. The transceivers feature driver outputs that can be operated in either the



SN55ALS160 . . . FK PACKAGE (TOP VIEW)



passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 mA of sink current.

An active turn-off feature has been incorporated into the bus-terminating resistors so that the device exhibits a high impedance to the bus when $V_{CC} = 0$. When combined with the SN55ALS161, SN75ALS161, or SN75ALS162 bus management transceiver, the pair provides the complete 16-wire interface for the IEEE-488

The SN55ALS160 is characterized for operation from -55°C to 125°C. The SN75ALS160 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 896 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range



Function Tables

EACH DRIVER

	INPUTS			
D	TE	PE	В	
Н	Н	Н	Н	
L	Н	Χ	L	
Н	Х	L	z‡	
X	L	X	z‡	

EACH RECEIVER


	INPUTS B TE PE					
В	TE	D				
L	L	Х	L			
Н	L	X	н			
х	Н	X	z			

H = high level, L = low level, X = irrelevant, Z = high-impedance state

logic symbol‡

logic diagram (positive logic)


В8





[†]This is the high-impedance state of a normal 3-state output modified by the internal resistors to V_{CC} and GND.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	5.5 V
Low-level driver output current, I _{OL}	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : SN55ALS160	–55°C to 125°C
SN75ALS160	0°C to 70°C
Storage temperature range, T _{stq}	–65°C to 150°C
Case temperature for 60 seconds, T _C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: DW or N p	ackage 260°C
Lead temperature 1,6 mm (1/16 inch) from the case for 60 seconds: J or W pac	kage 300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 m W	_
w	1000 mW	8.0 mW/°C	640 mW	200 mW



SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018D - JUNE 1986 - REVISED MAY 1995

SN55ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
	TE and PE at T _A = -55°C to 125°C	2			
High-level input voltage, V _{IH}	Bus and terminal at T _A = 25°C to 125°C	2			V
	Bus and terminal at T _A = −55°C	2.1			
	TE and PE at T _A = -55°C to 125°C			0.8	
Low-level input voltage, V _{IL}	Bus and terminal at T _A = 25°C to −55°C			0.8	٧
	Bus and terminal at T _A = 125°C			0.7	
High layer and a research layer	Bus ports with pullups active (V _{CC} = 5 V)			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
Low lovel cutout current lov	Bus ports			48	A
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, TA		-55		125	°C

SN75ALS160 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75 5 5.25		٧	
High-level input voltage, VIH		2			٧
Low-level input voltage, V _{IL}				0.8	٧
High level and and anyone I am	Bus ports with pullups active			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
	Bus ports			48	A
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, TA		0		70	°C



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN	55ALS10	60	SN75ALS160			UNIT		
	FARAINE I ER		15:	ST CONDITIONS!		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
v_{IK}	Input clamp voltage		I _I = -18 mA,	V _{CC} = MIN			- 0.8	- 1.5		- 0.8	- 1.5	٧
		Bus							0.4	0.65		
V_{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	Bus	V _{CC} = 5 V,	$T_A = -55^{\circ}C$ and 25	5°C	0.4	0.55					V
	· · · · · · · · · · · · · · · · · · ·	bus	V _{CC} = 5 V,	T _A = 125°C		0.25						
Va.,8	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$,	TE at 0.8 V,	$V_{CC} = MIN$	2.7	3.5		2.7	3.5		V
∨ _{OH} §	night-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V,	$V_{CC} = MIN$	2.5	3.3		2.5	3.3		V
Val	Low-level output voltage	Terminal	I _{OL} = 16 mA,	TE at 0.8 V,	$V_{CC} = MIN$		0.3	0.5		0.3	0.5	V
V _O L	Low-level output voltage	Bus	I _{OL} = 48 mA,	TE at 2 V,	$V_{CC} = MIN$		0.35	0.5		0.35	0.5	
IJ	Input current at maximum input voltage	Terminal	V _I = 5.5 V,	V _{CC} = MAX			0.2	100		0.2	100	μА
lн	High-level input current	Terminal,	$V_{I} = 2.7 V$,	V _{CC} = MAX			0.1	20		0.1	20	μА
ΊL	Low-level input current	PE, or TE	V _I = 0.5 V,	V _{CC} = MAX			-30	-100		-10	-100	μА
Vivor	Voltage at bus port		Driver disabled, V _{CC} = 5 V (SN55')	$I_{l(bus)} = 0$		2.5	3	3.7	2.5	3	3.7	V
V _I /O(bus)	voltage at bus port			$I_{l(bus)} = -12 \text{ mA}$				-1.5			-1.5	V
		Power on		$V_{I(bus)} = -1.5 \text{ V to}$	0.4 V	-1.3			-1.3			
				$V_{I(bus)} = 0.4 \text{ V to } 3$	2.5 V	0		-3.2	0		-3.2	
I _{I/O(bus)}	Current into bus port		Driver disabled, V _{CC} = 5 V (SN55')	$V_{I(bus)} = 2.5 \text{ V to } 3.5 \text{ V}$	3.7 V			2.5 -3.2			2.5 - 3.2	mA
= (===)				$V_{I(bus)} = 3.7 \text{ V to}$	5 V	0		2.5	0		2.5	
				$V_{I(bus)} = 5 \text{ V to 5.}$	5 V	0.7		2.5	0.7		2.5	
		Power off	V _{CC} = 0	$V_{I(bus)} = 0 \text{ to } 2.5 ^{\circ}$	V			40			40	μΑ
laa	Short aircuit output ourrent	Terminal	V _{CC} = MAX			- 15	- 35	– 75	- 15	- 35	- 75	_
los	IOS Short-circuit output current Bus VCC = MAX				- 25	- 50	- 125	- 25	- 50	- 125	mA	
loo	Supply current		No load,	Terminal outputs lo	w and enabled		42	56		42	65	mA
lcc	Supply current		V _{CC} = MAX	Bus outputs low ar	nd enabled		52	85		52	80	mA
C _{I/O(bus)}	Bus-port capacitance		V _{CC} = 0 to 5 V,	$V_{I/O} = 0 \text{ to } 2 \text{ V},$	f = 1 MHz		30			30		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. § V_{OH} applies to 3-state outputs only.

SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SN55ALS160, SN75ALS160 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS018D - JUNE 1986 - REVISED MAY 1995

switching characteristics at V_{CC} = 4.75 V, 5 V, and 5.25 V, C_L = 50 pF (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A †	MIN	түр‡	MAX	UNIT	
tour	Propagation delay time, low- to high-level				25°C		10	17		
^t PLH	output	Terminal	inal Bus	See Figure 1	Full range			20		
tou	Propagation delay time, high- to low-level	remina	Bus	See Figure 1	25°C		10	14	ns	
tPHL	output				Full range			16		
t _{PLH}	Propagation delay time, low- to high-level				25°C		8	15		
'PLH	output		Terminal	See Figure 2	Full range			18	ns	
ļ.,,,,	Propagation delay time, high- to low-level		See rigure 2	25°C		8	15	113		
tPHL	output				Full range			18		
tp.z	Output enable time to high level				25°C		24	30		
^t PZH	Output enable time to high level				Full range			41		
t	Output disable time from high level	TE Bus	TE Bus 6		25°C		9	14		
^t PHZ	Output disable time from high level			See Figure 3	Full range			16	_	
+	Output enable time to low level		'L	See Figure 3	25°C		16	28	ns	
^t PZL	Output enable time to low level					Full range			34	
to. 7	Output disable time from low level							25°C		12
^t PLZ	Output disable time nom low level				Full range			24		
tp.711	Output enable time to high level				25°C		24	36		
^t PZH	Output enable time to high level				Full range			50		
•	Output disable time from high level				25°C		10	18		
tPHZ	Output disable time from high level	TE	Terminal	See Figure 4	Full range			23	ns	
+	Output enable time to low level	''=	Termina	See Figure 4	25°C		15	26		
^t PZL	Output enable time to low level				Full range			30		
t	Output disable time from low level				25°C		15	24		
^t PLZ	Output disable time from low level				Full range			31		
	Output pullup enable time				25°C		16	24		
^t en	Output pullup eriable tillle	PE	Bus	See Figure 5	Full range			25	ns	
+	Output pullup disable time	「□	Dus	See Figure 5	25°C		9	16		
^t dis	Output pullup disable time				Full range			20		

Full range is -55°C to 125°C.



[‡] All typical values are at $V_{CC} = 5 \text{ V}$.


SLLS018D - JUNE 1986 - REVISED MAY 1995

switching characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYPT	MAX	UNIT	
^t PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C _L = 30 pF,	7	20	no	
tPHL	Propagation delay time, high- to low-level output	reminai	bus	See Figure 1	8	20	ns	
tPLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,	7	14	20	
tPHL	Propagation delay time, high- to low-level output	Dus	remina	See Figure 2	9	14	ns	
^t PZH	Output enable time to high level				19	30		
^t PHZ	Output disable time from high level	TE	Bus	C _L = 15 pF,	5	12	ns	
tPZL	Output enable time to low level			See Figure 3	16	35		
^t PLZ	Output disable time from low level				9	20		
^t PZH	Output enable time to high level				13	30		
^t PHZ	Output disable time from high level			_	C _L = 15 pF,	12	20	
tPZL	Output enable time to low level			See Figure 4	12	20	ns	
tPLZ	Output disable time from low level				11	20		
t _{en}	Output pullup enable time	PE	Bus	C _L = 15 pF,	11	22		
^t dis	Output pullup disable time	PE	Dus	See Figure 5	6	12	ns	

[†] Typical values are at $T_A = 25$ °C.

PARAMETER MEASUREMENT INFORMATION



[] denotes the SN55ALS160 military test conditions.


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. CL includes probe and jig capacitance.

Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 7 ns, $t_{f} \leq$ 8 ns, $t_{f} \leq$ 8 ns, $t_{f} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. C_L includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




[] denotes the SN55ALS160 military test conditions.

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. C_L includes probe and jig capacitance.

Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms



[] denotes the SN55ALS160 military test conditions.


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{f} \leq$ 6 ns, $t_{f} \leq$ 7 ns, $t_{f} \leq$ 8 ns, $t_{f} \leq$ 8 ns, $t_{f} \leq$ 9 ns, $t_$

B. CL includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS



TERMINAL LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT 0.6 $V_{CC} = 5 V$ T_A = 25°C V_{OL} - Low-Level Output Voltage - V 0.5 0.4 0.3 0.2 0.1 0 0 10 30 40 50 60 20 IOL - Low-Level Output Current - mA

Figure 7

TERMINAL OUTPUT VOLTAGE vs




Figure 8

TYPICAL CHARACTERISTICS






Figure 9









Figure 10



TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated